S-1 ARCHITECTURE MANUAL

Brent T. Hailpern and Bruce L. Hitson

TECHNICAL REPORT NO. 161

January 1979

This report was prepared in order to document the S-1 multiprocessor architecture, the central project of the Advanced Digital Processor Technology Base Development for Navy Applications, under subcontract from Lawrence Livermore Laboratory to Stanford University, Computer Science Department, Principal Investigator Professor Gio Wiederhold, Contract No. LLL P09083403. Other Lawrence Livermore Laboratory as well as Advanced Research Projects Agency contracts have supported the facilities at the Stanford Artificial Intelligence Laboratory, which was used in the execution of this work. The S-1 project is supported at Lawrence Livermore Laboratory of the University of California by the Department of the Navy via ONR Order No. N00014-78-F0023.
This report was prepared in order to document the S-1 multiprocessor architecture, the central project of the Advanced Digital Processor Technology Base Development for Navy Applications, under subcontract from Lawrence Livermore Laboratory to Stanford University, Computer Science Department, Principal Investigator Professor Gio Wiederhold, Contract No. LLL P09083403. Other Lawrence Livermore Laboratory as well as Advanced Research Projects Agency contracts have supported the facilities at the Stanford Artificial intelligence Laboratory, which was used in the execution of this work. The S-1 project is supported at Lawrence Livermore Laboratory of the University of California by the Department of the Navy via ONR Order No. N00014-78-F0023.
ABSTRACT

This manual provides a complete description of the instruction-set architecture of the S-1 Uniprocessor (Mark IIA), exclusive of vector operations. It is assumed that the reader has a general knowledge of computer architecture. The manual was designed to be both a detailed introduction to the S-1 and an architecture reference manual. Also included are user manuals for the FASM Assembler and the S-1 Formal Description Syntax.

KEY WORDS: S-1, architecture description, instruction set description, addressing modes, trapping mechanisms, high-speed architecture.
# Table of Contents

1 Introduction .................................................. 1
   1.1 Notation and Conventions ............................ 2

2 Memory and Registers ..................................... 4
   2.1 Memory .............................................. 4
   2.2 Registers ........................................... 6
      2.2.1 Register Files .................................. 6
      2.2.2 General-Purpose Registers .................... 6
      2.2.3 Dedicated-Function Registers ................. 6
         2.2.3.1 Program-Counter .......................... 3
         2.2.3.2 Stack-Pointer (SP) and Stack-Limit (SL) 7
         2.2.3.3 RTA and RTB .............................. 7
      2.2.4 Summary ....................................... 8
   2.3 Address Transformation .............................. 9
      2.3.1 Flag Bits: The FLC-field ..................... 12
      2.3.2 Access Modes .................................. 12
         2.3.2.1 Access Modes and Absolute Addressing 14
         2.3.2.2 Summary .................................. 15
   2.4 Address Contexts .................................. 16
      2.4.1 Shadow Memory ................................ 16
   2.5 Status Words ....................................... 18
      2.5.1 Processor ..................................... 18
      2.5.2 User .......................................... 19

3 Data Types .................................................. 22
   3.1 Boolean .............................................. 22
   3.2 Integer .............................................. 23
   3.3 Floating-point ...................................... 24
   3.4 Indirect Address Pointer ........................... 28
   3.5 Byte ................................................ 29
   3.6 Byte Pointer ....................................... 29
   3.7 Block .............................................. 30
   3.8 Flag ................................................ 30

4 Instruction Formats and Addressing Modes ............... 31
   4.1 Instruction Classes ................................ 31
      4.1.1 Two-Address (XOP) ............................. 32
      4.1.2 Three-Address (TOP) ............................ 33
      4.1.3 Skiq (SOP) ..................................... 35
<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>5.5</td>
<td>Flag</td>
<td>135</td>
</tr>
<tr>
<td>5.6</td>
<td>Boolean</td>
<td>138</td>
</tr>
<tr>
<td>5.7</td>
<td>Shift and Rotate</td>
<td>150</td>
</tr>
<tr>
<td>5.8</td>
<td>Skip and Jump</td>
<td>159</td>
</tr>
<tr>
<td>5.9</td>
<td>Routine Linkage</td>
<td>174</td>
</tr>
<tr>
<td>5.10</td>
<td>Stack</td>
<td>186</td>
</tr>
<tr>
<td>5.11</td>
<td>Byte</td>
<td>190</td>
</tr>
<tr>
<td>5.12</td>
<td>Bit</td>
<td>198</td>
</tr>
<tr>
<td>5.13</td>
<td>Block</td>
<td>205</td>
</tr>
<tr>
<td>5.14</td>
<td>Status</td>
<td>212</td>
</tr>
<tr>
<td>5.15</td>
<td>Cache and Map</td>
<td>230</td>
</tr>
<tr>
<td>5.16</td>
<td>Interrupt</td>
<td>237</td>
</tr>
<tr>
<td>5.17</td>
<td>Input/Output</td>
<td>249</td>
</tr>
<tr>
<td>5.18</td>
<td>Performance Evaluation</td>
<td>254</td>
</tr>
<tr>
<td>5.19</td>
<td>Miscellaneous</td>
<td>259</td>
</tr>
<tr>
<td>6</td>
<td>Traps and Interrupts</td>
<td>266</td>
</tr>
<tr>
<td>6.1</td>
<td>Soft Traps</td>
<td>266</td>
</tr>
<tr>
<td>6.2</td>
<td>Hard Traps</td>
<td>266</td>
</tr>
<tr>
<td>6.3</td>
<td>Trace-Traps</td>
<td>267</td>
</tr>
<tr>
<td>6.4</td>
<td>Interrupts</td>
<td>267</td>
</tr>
<tr>
<td>6.5</td>
<td>Vector Locations and Formats</td>
<td>268</td>
</tr>
<tr>
<td>6.6</td>
<td>Save Area Formats</td>
<td>270</td>
</tr>
<tr>
<td>7</td>
<td>Acknowledgments</td>
<td>275</td>
</tr>
<tr>
<td>8</td>
<td>Appendix: Instruction Summary</td>
<td>276</td>
</tr>
<tr>
<td>9</td>
<td>Appendix: S-1 Formal Description</td>
<td>299</td>
</tr>
<tr>
<td>10</td>
<td>Appendix: The S-1 Assembler (FASM)</td>
<td>305</td>
</tr>
<tr>
<td>10.1</td>
<td>Preliminaries</td>
<td>305</td>
</tr>
<tr>
<td>10.1.1</td>
<td>Instruction and Data Spaces</td>
<td>305</td>
</tr>
<tr>
<td>10.1.2</td>
<td>Passes</td>
<td>305</td>
</tr>
<tr>
<td>10.1.3</td>
<td>Character Set</td>
<td>305</td>
</tr>
<tr>
<td>10.2</td>
<td>FASM Formats</td>
<td>306</td>
</tr>
<tr>
<td>10.2.1</td>
<td>Expressions</td>
<td>306</td>
</tr>
<tr>
<td>10.2.1.1</td>
<td>Operators</td>
<td>306</td>
</tr>
<tr>
<td>10.2.1.2</td>
<td>Terms</td>
<td>307</td>
</tr>
<tr>
<td>10.2.1.2.1</td>
<td>Numbers</td>
<td>307</td>
</tr>
<tr>
<td>10.2.1.2.2</td>
<td>Symbols</td>
<td>307</td>
</tr>
<tr>
<td>10.2.1.2.3</td>
<td>Literals</td>
<td>307</td>
</tr>
<tr>
<td>10.2.1.2.4</td>
<td>Text Constants</td>
<td>308</td>
</tr>
<tr>
<td>Section</td>
<td>Title</td>
<td>Page</td>
</tr>
<tr>
<td>---------</td>
<td>-------</td>
<td>------</td>
</tr>
<tr>
<td>10.2.1.2.5</td>
<td>Value-returning Pseudo-ops</td>
<td>308</td>
</tr>
<tr>
<td>10.2.2</td>
<td>Statements</td>
<td>309</td>
</tr>
<tr>
<td>10.2.2.1</td>
<td>Statement Terminators</td>
<td>309</td>
</tr>
<tr>
<td>10.2.2.2</td>
<td>Symbol Definition</td>
<td>309</td>
</tr>
<tr>
<td>10.2.2.3</td>
<td>S-1 Instructions</td>
<td>310</td>
</tr>
<tr>
<td>10.2.2.3.1</td>
<td>Operands</td>
<td>310</td>
</tr>
<tr>
<td>10.2.2.3.2</td>
<td>Opcodes and Modifiers</td>
<td>311</td>
</tr>
<tr>
<td>10.2.2.3.3</td>
<td>Instruction Types</td>
<td>312</td>
</tr>
<tr>
<td>10.2.2.4</td>
<td>Data Words</td>
<td>314</td>
</tr>
<tr>
<td>10.3</td>
<td>Absolute and Relocatable Assemblies</td>
<td>315</td>
</tr>
<tr>
<td>10.4</td>
<td>The Location Counter</td>
<td>316</td>
</tr>
<tr>
<td>10.5</td>
<td>Pseudo-ops</td>
<td>317</td>
</tr>
<tr>
<td>10.6</td>
<td>Macros</td>
<td>325</td>
</tr>
<tr>
<td>10.6.1</td>
<td>Macro Definition</td>
<td>325</td>
</tr>
<tr>
<td>10.6.1.1</td>
<td>The Argument List</td>
<td>325</td>
</tr>
<tr>
<td>10.6.1.2</td>
<td>The Macro Body</td>
<td>326</td>
</tr>
<tr>
<td>10.6.2</td>
<td>Macro Calls</td>
<td>328</td>
</tr>
<tr>
<td>10.6.2.1</td>
<td>Argument Scanning</td>
<td>328</td>
</tr>
<tr>
<td>10.6.2.2</td>
<td>Macro Argument Syntax</td>
<td>328</td>
</tr>
<tr>
<td>10.6.2.3</td>
<td>Special Processing in Macro Arguments</td>
<td>329</td>
</tr>
<tr>
<td>11</td>
<td>Appendix: S-1 Formal Description Syntax</td>
<td>332</td>
</tr>
<tr>
<td>11.1</td>
<td>The S-1 Architecture Notation</td>
<td>332</td>
</tr>
<tr>
<td>11.2</td>
<td>Symbols</td>
<td>333</td>
</tr>
<tr>
<td>11.3</td>
<td>Forms</td>
<td>334</td>
</tr>
<tr>
<td>11.4</td>
<td>Primitive Functions and Other Identifiers</td>
<td>336</td>
</tr>
<tr>
<td>11.5</td>
<td>Special Forms</td>
<td>340</td>
</tr>
<tr>
<td>11.6</td>
<td>Global Register and Memory Declarations</td>
<td>342</td>
</tr>
<tr>
<td>11.7</td>
<td>Macros and Substitution Variables</td>
<td>343</td>
</tr>
<tr>
<td>11.8</td>
<td>Comments</td>
<td>346</td>
</tr>
<tr>
<td>11.9</td>
<td>Standard Programming Techniques</td>
<td>347</td>
</tr>
<tr>
<td>12</td>
<td>Index</td>
<td>350</td>
</tr>
</tbody>
</table>
1 Introduction

This manual provides a complete description of the instruction-set architecture of the S-l Uniprocessor (Mark IIA), exclusive of vector operations. It is assumed that the reader has a general knowledge of computer architecture. The manual was designed to be both a detailed introduction to the S-l and an architecture reference manual.

This manual does not describe the S-l performance architecture, or any other implementation-related aspects of the S-l Uniprocessor, except as is necessary to make the S-l instruction-set architecture understandable.

The remainder of this chapter discusses the notation used throughout the manual. Chapter 2 describes the structure of the S-l’s memory and registers, including the status words and the concept of address contexts. Chapter 3 defines various conceptual data types used in the discussion of the S-l instructions. Chapter 4 describes the formats of the S-l instructions and how operands are addressed. Chapter 5 describes the individual instructions in detail. Chapter 6 describes the architecture of traps and interrupts in the S-l. The remaining chapters provide examples and summaries. The two appendices summarize the FASM Assembler (because examples throughout the manual uses the FASM syntax) and the S-l Formal Notation (which is used to precisely define the instruction set).
1.1 Notation and Conventions

This section describes the notation used in the text of this manual. Many of the abbreviations used in this section may not be understood until later sections of the manual are read, but they are presented here for the sake of completeness. Most of the examples in the manual are stated in the syntax of the FASM assembler. That syntax is summarized in Section 10 with various aspects of it introduced at appropriate points in the main text as well. The syntax used to formally describe the S-I and its instructions is summarized in Section 11.

The notation "A \ldots B" (borrowed from PASCAL-like programming languages) means the range of integers from A to B inclusive, or the set of the elements of that range, depending on context.

The term field means a series of consecutive bits within memory or a register. The bits in a field are always numbered from left to right, starting at zero. Subfields of a field are specified by the notation \( X<\ell,m: n> \). Here \( X \) is the name of the field, and the subfield being referenced is the bits of \( X \) whose numbers within \( X \) are in the range \( m,n, \ldots \). A reference to a single bit (\( X<\ell:m>\)) can be abbreviated to \( X<\ell> \). The selection of a named subfield is indicated as \( X,\text{SUB} \) (\( X \) is the name of the field, \( \text{SUB} \) is the name of the subfield within \( X \)). Subfields, like all fields, always have their bits numbered from left to right starting from zero, and so the bits of a subfield may not have the same bit numbers as those same bits within the superfield.

The term word is intended to mean a field of any of the four standard precisions (quarter-word, single-word, half-word, and double-word, which are 9, 18, 36, and 72 bits wide respectively). It is intended that if word is not modified then no specific precision is being described, or rather what is being said applies to words of all four precisions. Not every field 9 bits long is a quarter-word; the term word also implies alignment of the field to a word boundary (see Section 2.1). Words, like all fields, may have subfields.

For example, Figure 2-4 is reproduced below as Figure 1-1. This picture of a single-word shows the format of a page-table entry.

<table>
<thead>
<tr>
<th>FLG</th>
<th>ACCESS</th>
<th>PGNO</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6 7</td>
<td>12 13</td>
</tr>
</tbody>
</table>

Figure 1-1
PTE or STE

This single-word could have the name PTE (for reasons described in Section 2.3). In that case, PTE. FLG would be the same as PTE<0:6>, and PTE.ACCESS the same as PTE<7:12>. The second through fourth bits of PTE.ACCESS could be described as either PTE<8:10> or PTE.ACCESS<1:3>.

A byte is a subfield of a single-word or double-word which is specified by a byte pointer. A
byte may be of any length (not just eight bits, for example). The term *byte* bears no relation in this manual to the amount of memory used to contain a character code. (See Sections 3.5 and 3.6.)

The notation used to describe the concatenation of fields into a larger unit is cfield1||field2||field3 (i.e., field1, field2, and field3 are concatenated to form one unit). For example, figure 1-l could be described as cFLG<0:6>||ACCESS<0:5>||PGNO<0:22>>. Unless otherwise stated, this new conglomerate is treated as a single unit (e.g., the concatenation of two quarter-words is a half-word, not merely two quarter-words). This distinction becomes important when considering alignment issues. If a field is repeated in the conglomerate then that may be specified using the notation n*field, where n is the number of times the field is repeated. For example, cfield1||5*0||field2 would be the same as cfield1||0||0||0||0||0||0||field2>.

The contents of register number n is R[n]. The contents of memory location A is M[A]. The terms OP1, OP2, S1, S2, and DEST refer to the contents of the appropriate locations. Some instructions operate on a pair of memory locations. If X is the first object of such a pair, then NEXT(X) is the second object of the pair. X and NEXT(X) are contiguous and have the same precision. The address of NEXT(X) is greater than the address of X by the length of X (which is the same as the length of NEXT(X)). As with OP1,NEXT(OP1) refers to the contents of the appropriate location (the same applies to the other terms given above). ADDRESS(OP1) refers to the quarter-word (virtual) address of OP1. The term JUMPDEST represents an address. The terms SO (short operand), LO (long operand), and IL0 (indirect long operand) also refer to the contents of the appropriate locations (or to the values of immediate constants, if appropriate).

If a field X is to be interpreted as a two's-complement number, then the notation SIGNED(X) is used. When only part of a word (or the result of a computation), X, is to be used, the terms LOW-ORDER(X) and HIGH-ORDER(X) designate the least-significant and most-significant portion of X, respectively. When used informally, it should be obvious from the context how much of X is included; otherwise the precision will be stated explicitly. Unless otherwise stated, when moving a smaller field, X, into a larger field, Y, it is the case that X is right-justified into Y. The bits in Y that were not in X are specified by the moving operation. If ZERO-EXTEND(X) is used, then these extra bits are zero-bits. If SIGN-EXTEND(X) is used, then these extra bits are equal to the sign-bit of X. (The sign-bit of X is X<0>.)

Text appearing within four corner-brackets is intended as an illustrative example rather than as part of the main discussion. Typically an example will give sample data formats or sample instruction sequences. This text, on the other hand, is an example of an example.
Memory and Registers

The S-l architecture provides for a very large \(2^{28}\) single-word virtual address space. Virtual-to-physical address transformation is handled by the hardware. Single-words are 36-bits long but the architecture allows for the accessing of memory in any of four different precisions (quarter-word, half-word, single-word, and double-word). Thirty-two general purpose register words are provided which can be accessed via special register operations or as memory locations. Separate address spaces and register-files are maintained for the user and the executive. The following sections in Chapter 2 describe these features in detail.

Each S-l processor has two private caches to reduce memory access times for those sections of memory that are frequently accessed. One cache is for instructions and the other is for data. The caches are described in Section 5.15.

2.1 Memory

The S-l architecture provides \(2^{28}\) single-words of virtual address space. Each single-word is thirty-six bits long. The bits are numbered 0 . . 35 from most significant to least significant.

![Figure 2-1 Single-Word](image1)

Memory may be accessed in any of four precisions: quarter-word (nine bits numbered 0 . . 8), half-word (eighteen bits numbered 0 . . 17), single-word (thirty-six bits numbered 0 . . 35), or double-word (seventy-two bits numbered 0 . . 71). Therefore, the single-word above could be considered to be two half-words, four quarter-words, or half of a double-word. Instructions are designed to access and operate on words of all four precisions with equal ease.

![Figure 2-2 Two Half-Words](image2)

![Figure 2-3 Four Quarter-Words](image3)
Quarter-words within a half-word, single-word, or double-word have increasing addresses from left to right. Thus if a quarter-word and a single-word have the same address, then the quarter-word is the high-order (most significant, or leftmost) quarter-word of the single-word. Similarly, the more significant single-word in a double-word has the lower address.

Unless otherwise stated, all addresses mentioned are quarter-word addresses. Therefore, the range of S-1 addresses is $0 \cdot 2^{30} \cdot 1$. Half-words must be aligned on half-word boundaries, that is, the most-significant quarter-word of a half-word must have an even address. Similarly, single-words must be aligned on single-word boundaries (the most-significant quarter-word must have an address that is a multiple of four). Double-words must begin on single-word boundaries, but they need not begin on double-word boundaries. Depending upon the implementation, however, access to double-words beginning on double-word boundaries may be more efficient than those not so aligned.

References to the first 128 quarter-words of memory are interpreted as references to the thirty-two (single-word) registers. Registers are discussed in Section 2.2.
2.2 Registers

Registers can be used to hold information that must be accessed quickly or concisely. They are addressable by the use of register addressing modes, or as the first 128 quarter-words of memory. Some registers are dedicated to special-purpose applications, while others are available for general-purpose use. The instruction set has been designed to deal efficiently with registers and with memory locations addressed by a small offset from a register. In addition, special instructions are provided for saving and restoring registers during interrupts, traps, and subroutine calls. The registers and their uses are described in the following sections.

2.2.1 Register Files

There are sixteen register files (REG_FILES) in the S-1 architecture. Each consists of thirty-two single-word registers. REG_FILE[0] is reserved for use by the hardware and microcode. The other fifteen register files may be put to any use by software.

The processor status word selects which register files are being used by the current context and the previous context (one register file for each context). The user may access only the thirty-two registers in the register file associated with the current context. The executive, however, may access either context, and so which register file is used depends on which context is being accessed. The processor status word is discussed in Section 2.5.1. Contexts are discussed in Section 2.4.

The organization of registers into register files facilitates context switching. Each of several users may have his own register file that the executive can specify simply by changing a field in the processor status word. Similarly, each of several trap or interrupt handlers within the executive can have a dedicated register file and need not save the registers of the previous context.

2.2.2 General-Purpose Registers

The contents of the first single-word of the current register file is called REO, the second R[1], and so forth. When not otherwise modified, the term register will hereafter be used to mean one of the thirty-two registers in the current register file. Other registers (e.g., PC or STP) will be referred to specifically by name.

Many instruction formats can make special use of registers. Some registers have restrictions on, or extensions of, these special uses. Registers addressed as memory have no special properties.

Registers 8 through 31 can be used as general-purpose registers in all instructions that make special use of registers. Registers 0 through 7 have certain special-purpose uses but they can also be used as general-purpose registers, with some restrictions. Registers 0 through 3, for example, cannot be used in short-indexed mode (see Section 4.2.3.3). Other restrictions concerning references to register 3 are discussed in Section 2.2.3.1 and Section 2.2.3.2. Register uses and restrictions are summarized in Section 2.2.4.
2.2.3 Dedicated-Function Registers

Certain general-purpose registers in the S-l have special functions associated with them. One register serves as a stack pointer, while others may serve as operands in three operand instructions. These registers and their uses are described below. They are summarized in Section 2.2.4.

2.2.3.1 Program-Counter

The program-counter (PC) is a 30-bit register that points to (contains the address of) the instruction in memory that is currently being executed. Because instructions consist of single-words and so are aligned on single-word boundaries, the contents of the PC must always be a multiple of four. The PC always points to the beginning of the instruction being executed (that is, it is not advanced when the extended words of a multi-word instruction are fetched).

References to register 3 are interpreted as references to the PC in certain circumstances. PC is used instead of \[R[3]\] whenever register 3 is specified as an index register within an address calculation. This includes indexing in indirect address pointers (see Section 4.2.5). In all other cases, \[R[3]\] is treated as a general-purpose register. All non-indexing references to register 3 use \[R[3]\]. It should be emphasized that PC itself is not a general-purpose register, and does not reside in any register file.

2.2.3.2 Stack-Pointer (SP) and Stack-Limit (SL)

The S-I maintains a stack for saving values during traps, interrupts, and subroutine calls. The location and extent of the stack in memory is specified by the contents of two registers: the stack-pointer (SP) and the stack-limit (SL). SP points to the first free location on that (upward-growing) stack and SL points to the first location past the end of the area reserved for stack growth.

The five-bit \[SP\_ID\] field in the user status word (see Section 2.5.2) specifies which general-purpose register will be used as SP. The register immediately following SP is interpreted as the SL register. Hence \([SP\_ID]\) and \([SL] = [SP\_ID + 1]\). The values 3 and 31 for \[SP\_ID\] are illegal; an attempt to set \[SP\_ID\] to either value will cause a hard trap.

The SP-ID can be set by special instructions (see Section 5.14). The usual practice is to use the two highest-address registers (registers 30 and 31) as the SP and SL respectively.

2.2.3.3 RTA and RTB

Registers 4 and 6 are given the special names RTA and RTB respectively. They are of special interest in three-address instructions. When double-word quantities are involved, then RTA is considered to be registers 4 and 5 together, and RTB is considered to be registers 6 and 7 together. Registers 5 and 7 also have the names RTA\_1 and RTB\_1 respectively. See Section 4.1.2 for a description of the uses of RTA and RTB.
2.2.4 Summary

The tables below summarize the uses of the registers that have been discussed in the previous sections.

<table>
<thead>
<tr>
<th>Register</th>
<th>Primary Use</th>
<th>Other Uses/Restrictions</th>
<th>Pertinent Sections</th>
</tr>
</thead>
<tbody>
<tr>
<td>R[0]</td>
<td>General-Purpose</td>
<td>Restricted indexing</td>
<td>2.2.2, 4.2.3.3</td>
</tr>
<tr>
<td>R[1..2]</td>
<td>General-Purpose</td>
<td>No short indexing</td>
<td>2.2.2, 4.2.3.3</td>
</tr>
<tr>
<td>R[3]</td>
<td>General-Purpose</td>
<td>Indexing uses PC instead</td>
<td>2.2.2, 2.2.3.1</td>
</tr>
<tr>
<td>R[4]</td>
<td>General-Purpose</td>
<td>RTA</td>
<td>2.2.2, 2.2.3.3</td>
</tr>
<tr>
<td>R[5]</td>
<td>General-Purpose</td>
<td>Low-order half of RTA DW</td>
<td>2.2.2, 2.2.3.3</td>
</tr>
<tr>
<td>R[6]</td>
<td>General-Purpose</td>
<td>RTB</td>
<td>2.2.2, 2.2.3.3</td>
</tr>
<tr>
<td>R[7]</td>
<td>General-Purpose</td>
<td>Low-order half of RTB DW</td>
<td>2.2.2, 2.2.3.3</td>
</tr>
<tr>
<td>R[8..31]</td>
<td>General-Purpose</td>
<td></td>
<td>2.2.2</td>
</tr>
</tbody>
</table>

Table 2-1
Registers and their Uses

<table>
<thead>
<tr>
<th>Register</th>
<th>Primary Use</th>
<th>Other Uses/Restrictions</th>
<th>Pertinent Sections</th>
</tr>
</thead>
<tbody>
<tr>
<td>PC</td>
<td>Program-Counter</td>
<td>Indexing uses PC for R[3]</td>
<td>2.2.3.1, 2.2.2</td>
</tr>
<tr>
<td>SP</td>
<td>Stack-Pointer</td>
<td>Cannot be R[3] or R[31]</td>
<td>2.2.3.2, 2.2.2</td>
</tr>
<tr>
<td>SL</td>
<td>Stack-Limit</td>
<td>Always register after SP</td>
<td>2.2.3.2, 2.2.2</td>
</tr>
<tr>
<td>RTA</td>
<td>Third Operand</td>
<td>Same as R[4] (or cR[4]</td>
<td></td>
</tr>
<tr>
<td>RTB</td>
<td>Third Operand</td>
<td>Same as R[6] (or cR[6]</td>
<td></td>
</tr>
</tbody>
</table>

Table 2-2
Dedicated-Function Registers and their Uses
2.3 Address Transformation

The S-1 maps 30-bit, virtual, quarter-word addresses into 34-bit, physical, quarter-word addresses. The address transformation uses two levels of paging, specified by a segment table and up to 1024 page tables. A page is made up of 512 single-words (2^11 quarter-words). There are up to 2^{23} physical pages in memory; hence the physical address space contains 2^{34} quarter-words. A virtual address space contains up to 1024 segments (specified by the segment table). Each segment contains 512 pages (specified by one of the page tables). This gives a virtual address space of up to 2^{30} quarter-words.

The location of the current segment table is specified by two 34-bit registers: the segment table pointer (STP) and the segment table limit (STL). If the content of the STP is in the range 0 . . 127 (a register address), then absolute addressing is in effect; the mapping from virtual addresses to physical addresses is the identity mapping. Otherwise, the STP contains the physical address of the segment table, and the STL contains the physical address of the first location beyond the end of the segment table. STP<32:33> and STL<32:33> must equal zero, because table entries are single-words and therefore must be aligned on single-word boundaries.

Each segment table consists of a contiguous list of segment table entries (STE) (also called page table pointers). Each page table consists of a contiguous list of 512 page table entries (PTE). Both segment table entries and page table entries have the following format: FLG<0:6> || ACCESS<0:5> || PGNO<0:22>. Either may be null (FLG<0>=0), indicating that the entry specifies no page. FLG contains flag bits. ACCESS indicates the access bits and is used only in page table entries. PGNO is the physical page number (page number x 2^{11} = page address). (See Sections 2.3.1 and 23.2 for further discussion of the FLG and ACCESS fields.)

```
<table>
<thead>
<tr>
<th>FLG</th>
<th>ACCESS</th>
<th>PGNO</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6 7</td>
<td>12 13</td>
</tr>
<tr>
<td></td>
<td></td>
<td>35</td>
</tr>
</tbody>
</table>
```

Figure 2-4
PTE or STE

Each STE specifies the physical address of a page table, or is null. A null STE indicates that the page table does not exist. STE.PGNO is used as the most-significant 23 bits of the physical address of the page table (the least-significant 11 bits are zero). page tables fill exactly one page (of 5 12 single-words). Each PTE specifies the physical address of a page, or is null. A null PTE indicates that the page does not exist. As with the STE, PTE.PGNO is used as the most-significant 23 bits of the physical address of the page (and the least-significant 11 bits are zero).

The segment tables and page tables are indexed by the 30-bit, virtual address (VA). The physical address (PA) is calculated as follows; VA<0:9> is interpreted as a single-word offset from the address contained in the STP. The physical address of the STE is STP+<VA<0:9>||2^0>. If
absolute addressing is not selected and the address of the STE is greater than or equal to the contents of STL then a hard trap occurs. If the selected STE is null then a hard trap occurs. STE. PGNO specifies the physical page number of the desired page table, that is, the desired page table starts at physical address $c_{STE}. PGNO 11\times0$. VA $<10:18>$ is interpreted as a single-word offset from the beginning of the page table. The physical address of the PTE is, therefore, $c_{STE}. PGNO || VA<10:18|| 2\times0$. If the selected PTE is null then a hard trap occurs. PTE. PGNO specifies the physical page number of the desired page (i.e., the page starts at physical address $c_{PTE}. PGNO 11\times0). VA<19:29>$ specifies the quarter-word offset from the beginning of the page. The physical address is, finally, $PA=c_{PTE}. PGNO || VA<19:29>$. 

In general, an address transformation involves two memory references, the first to the segment table, the second to the page table. No memory reference is needed for the STP or STL since they are hardware registers inside the processor. Two page map caches inside each processor contain (for the most recently used pages) the complete translation from virtual page address to physical page address. One page map is for addresses of instructions, the other for addresses of data. Whenever a necessary translation is not resident in a page map, the necessary entry is fetched from memory and placed in the page map. Another page map entry may be evicted in the process. The evicted entry is not written out to memory (because it cannot have changed).

The processor hardware actually contains two sets of segment table pointer/limit registers, one set for the executive (EXECSTP and EXECSTL) and the other set for the user (USERSTP and USERSTL). A pointer/limit pair specifies an address space (i.e., a segment table/page table/page mapping). The address space specified by EXECSTP and EXECSTL registers is called the executive address space. Similarly, the USERSTP and USERSTL registers specify the user address space. The CRNT\_MODE and PREV\_MODE fields of the PROCSTATUS word determine which address space is referenced during an address calculation (see Sections 2.5.1 and 2.4). Each hardware page map entry contains a base-bit which identifies which of the two address spaces (executive or user) the entry is associated with.
Virtual Address (VA)

<table>
<thead>
<tr>
<th>10 bits</th>
<th>9 bits</th>
<th>11 bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>10'</td>
<td>18 19</td>
</tr>
</tbody>
</table>

* = Physical Address
** = The 10 bits are considered to be a single word offset
--- = Contents of a word or field being used in another location
--- = Physical addressing

Note that in STE and PTE the FLG and ACCESS fields have been omitted.

Figure 2-5
Virtual-to-Physical Address Translation
2.3.1 Flag Bits: The FIX-field

Each STE and PTE has a 7-bit FLG field. This field is used to indicate whether the table entry is valid and to record software flags. FLG<0> is called the VALID bit. If VALID=0 then the STE (or PTE) is considered to be a null entry; that is, it specifies no page. If VALID=1 then the STE (or PTE) is not null and is interpreted as a pointer to a physical page as described in Section 2.3.

The bits of FLG<1:6> are reserved for software flags. They can be used by programs (e.g., an operating system) to record information concerning the STE or PTE. They have no defined function within the architecture.

2.3.2 Access Modes

Both STEs and PTEs contain an ACCESS field. STE.ACCESS is unused. PTE.ACCESS, however, specifies any restrictions on accessing the page pointed to by the PTE. PTE.ACCESS can distinguish pages used for instructions and those used for data. It also controls when data cache entries are allocated and when changes to the data cache go through to physical memory. (The cache is discussed in Section 5.15). Many different high-level access modes (e.g., “local data” and “static code”) can be specified using combinations of the ACCESS bits.

It should be noted that absolute addressing (see Section 2.3) does not utilize the access modes in the standard way. This is because absolute addressing bypasses the segment table/page table address transformation. The approach to access modes for absolute addressing is discussed in Section 2.3.2.1.

<table>
<thead>
<tr>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>INSTRUCTIONS</td>
<td>PTE.ACCESS&lt;0&gt; specifies whether a word on the indicated page may be used as an instruction. If INSTRUCTIONS=0 then a hard trap will occur when a location from the indicated page is accessed as an instruction.</td>
</tr>
<tr>
<td>DATA</td>
<td>PTE.ACCESS&amp; specifies whether a word on the indicated page may be used as data. If DATA-O then a hard trap will occur when a location from the indicated page is accessed as an operand of an instruction (except as noted in the instruction descriptions, Section 5).</td>
</tr>
<tr>
<td>READALLOCATE</td>
<td>PTE.ACCESS&lt;2&gt; indicates the course of action after encountering a read miss. If READ_ALLOCATE=1 then any read miss will allocate and fill a data cache entry. If READ_ALLOCATE=0 then a read miss will not allocate a data cache entry, but will cause data to be read directly from memory.</td>
</tr>
<tr>
<td>WRITEALLOCATE</td>
<td>PTE.ACCESS&lt;3&gt; indicates the course of action after encountering a write miss. If WRITE_ALLOCATE=1 then any write miss will allocate and update a data cache entry. If WRITE_ALLOCATE=0 then...</td>
</tr>
</tbody>
</table>
then a write miss will not allocate a data cache entry. All write hits will simply update the data cache entry.

**WRITE-ONLY**  

PTE.ACCESS<4> is used to prohibit reading from a page that is write-only. Reading of an operand from a page marked with WRITE-ONLY=1 will cause a hard trap. (Note that WRITE_ONLY=1 does not necessarily mean that the page in question can be written into; that is controlled by the WRITEALLOCATE and WRITE-THROUGH bits.)

**WRITE_THROUGH**  

PTE.ACCESS<5> controls the updating of memory upon a write to the data cache. If WRITE_THROUGH=1 then any write will update memory. If the write is a data cache hit then the data cache will be updated as well. If the write is a data cache miss, then a data cache entry will be allocated and written if and only if WRITE_ALLOCATE=1.

Certain combinations of access bits are given special meanings by the hardware. The combination WRITE_ALLOCATE=0 and WRITE_THROUGH=0 specifies that a page is read-only. An attempted write to a read-only page will cause a hard trap. The combination of INSTRUCTIONS=0 and DATA=0 specifies an I/O page. If an instruction other than an I/O instruction operates on an I/O page then a hard trap will occur.

Various combinations of the above six bits provide useful, high-level access modes. A page may be specified to be for local data with the combination DATA=1, WRITE_ALLOCATE=1, and READ_ALLOCATE=1. A data cache miss caused by reading an operand from a local-data page causes the missed word to be read from memory and placed in the data cache. Writes to local-data pages do not necessarily write through to main memory. Whenever it is important that the memory shadow of a local-data page be made identical to the cache, cache control instructions must be executed to update memory. It is intended that the private variables of a process be identified as local-data pages. (All other access bits are zero.)

Cached read data may be specified by DATA=1 and READ_ALLOCATE=1. A data cache miss in a cached-read-data page causes the missed word to be read from memory and placed in the data cache. No writes are allowed to a cached-read-data page because WRITE_ALLOCATE=0 and WRITE_THROUGH=0. Instructions cannot be fetched from a cached-read-data page. (All other access bits are zero.)

Static code is specified by INSTRUCTION=1, DATA=1, and READ_ALLOCATE=1. A static-code page is similar to a cached-read-data page; however, locations on a static-code page can be accessed as instructions. It is intended that shared routines will be identified as static-code. (All other access bits are zero.)

Shared data is indicated by DATA=1 and WRITE_THROUGH=1. Words from shared-data pages are never placed in the data cache. A write to a shared-data page writes through to main
memory without writing in the data cache ($\text{WRITE\_ALLOCATE}=0$), and a read from a shared page reads directly from main memory (provided that the data cache does not already contain the word). Locations that are heavily shared by multiple processors are intended to be on shared-data pages, eliminating the necessity to perform repeated cache sweeps when passing small amounts of data between processors. (All other access bits are zero.)

The S-1 hardware does not check for illegal combinations of access bits. Such checking should be performed by operating system software when setting up PTEs.

2.3.2.1 Access Modes and Absolute Addressing

When absolute addressing is selected ($\text{STP} < 128$) no choice is given for the access bits. Instead, the bits $\text{INSTRUCTIONS}=1$, $\text{DATA}=1$, $\text{READ\_ALLOCATE}=1$, $\text{WRITE\_ALLOCATE}=1$, $\text{WRITE\_ONLY}=0$, and $\text{WRITE\_THROUGH}=0$ are always used. However, no trap will occur due to a violation of these bits while in absolute addressing mode (e.g., I/O can be done to a page even though it is not an I/O page). The bits are used only to indicate the caching algorithm for absolute addressing.
### 2.3.2.2 Summary

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>INSTRUCTIONS</td>
<td>If ≠ 0 then cannot access locations on this page as instructions.</td>
</tr>
<tr>
<td>1</td>
<td>DATA</td>
<td>If ≠ 0 then cannot access locations on this page as data.</td>
</tr>
<tr>
<td>2</td>
<td>READALLOCATE</td>
<td>If ≠ 1 then a read miss will allocate a cache entry.</td>
</tr>
<tr>
<td>3</td>
<td>WRITEALLOCATE</td>
<td>If ≠ 1 then a write miss will allocate a cache entry.</td>
</tr>
<tr>
<td>4</td>
<td>WRITE-ONLY</td>
<td>If ≠ 1 then cannot read an operand from this page.</td>
</tr>
<tr>
<td>5</td>
<td>WRITE-THROUGH</td>
<td>If ≠ 1 then any write will update memory.</td>
</tr>
</tbody>
</table>

**Table 2-3**
Bits of STE.ACCESS and PTE.ACCESS

#### Use

<table>
<thead>
<tr>
<th>Combination (Bits specified = 0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read Only</td>
</tr>
<tr>
<td>WRITEALLOCATE, WRITE-THROUGH</td>
</tr>
<tr>
<td>I/O Page</td>
</tr>
<tr>
<td>INSTRUCTIONS, DATA</td>
</tr>
</tbody>
</table>

**Table 2-4**
Special Defined Combinations of ACCESS bits

#### Use

<table>
<thead>
<tr>
<th>Combination (Bits specified = 1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Local Data</td>
</tr>
<tr>
<td>DATA, WRITEALLOCATE, READALLOCATE</td>
</tr>
<tr>
<td>Cached Read Data</td>
</tr>
<tr>
<td>DATA, READALLOCATE</td>
</tr>
<tr>
<td>Static Code</td>
</tr>
<tr>
<td>INSTRUCTIONS, DATA, READALLOCATE</td>
</tr>
<tr>
<td>Shared Data</td>
</tr>
<tr>
<td>DATA, WRITE-THROUGH</td>
</tr>
</tbody>
</table>

**Table 2-5**
Useful Combinations of ACCESS bits
2.4 Address Contexts

Section 2.3 describes the existence of the two address spaces maintained in the S-l architecture, executive and user. Instructions, however, do not refer directly to either the user or executive address space. They refer to the current or previous address space.

When a program (either executive or user) refers to itself or its data (i.e., its own address space), it refers to the current address space. Access to the current address space is controlled by PROC-STATUS. CRNT-MODE. (See Section 2.5.1 for a description of PROCSTATUS.) If CRNT_MODE=0 then the current address space is the user address space. If CRNT_MODE=1 then the current address space is the executive address space. User programs operate exclusively in the current address space with CRNT_MODE=0.

Executive programs may be called by other programs (both user and executive) as the result of any one of various traps (see Section 6). In this situation the executive program is able to refer to the address space of the program that called it. The calling program’s address space is called the previous address space. Access to the previous address space is controlled by PROC-STATUS. PREV-MODE in the same way that PROCSTATUS. CRNT-MODE controls the access to the current address space (PREV_MODE=0 gives user address space, PREV_MODE=1 gives executive address space). User programs cannot access the previous address space.

Instruction operands select between the current and previous address space by means of the P-bit in extended operands and indirect address pointers. The P-bit is discussed in Section 4.2.6.

Current (previous) context includes both the current (previous) address and the current (previous) register file. PROC-STATUS, CRNT_FILE (PROC-STATUS, PREV_FILE) specifies which register file should be accessed when an addressing calculation specifies the current (previous) address space.

2.4.1 Shadow Memory

The first thirty-two single-words of an address space are called shadow memory. This term is derived from the fact that they overlap or are shadowed by the currently selected register file (because references to the first 128 quarter-words of an address space are normally interpreted as references to the current register file instead). Shadow memory cannot be accessed by the user, but is accessible to the executive (when accessing the previous address space).

The use of shadow memory is controlled by the USE-SHADOW-PREV bit in the processor status word (See Section 2.5.1). When USE_SHADOW_PREV=1, all references to addresses 0...127 in the previous context will cause the shadow memory of the previous context to be accessed. When USE_SHADOW_PREV=0, the previous register file is accessed instead.

Assume the USE-SHADOW-PREV bit in the processor status word is set. The following instruction loads the second shadow memory word from the previous context into the location
whose (hypothetical) symbolic name is SECOND.

```plaintext
MOV SECOND, !P40

; "!P" means access previous context
```
2.5 Status Words

Status words partially define the current state of a program’s execution. They contain information about current and previous contexts, and about conditions such as arithmetic overflow and trace modes. There are two types of status: processor status and user status. As a general rule, processor status contains privileged information which the user may not modify, and user status contains per-user information which the user program may modify at will. (The user status does not apply just to user mode programs. Programs running in executive mode are also affected by the user status. However, the user status is automatically changed whenever a switch from user mode to executive mode occurs, and so the executive may be thought of as a distinct “user” so far as user status is concerned.)

2.5.1 Processor

The processor status word (PROCSTATUS) contains information about the current state of a process. This includes information such as the extent of the stack and the currently accessible address space. The fields in their order of occurrence from most-significant bit to least-significant bit are shown below.

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CURRENT_FILE&lt;0:3&gt;</td>
<td>Current register file. This is the number of the register file that will be accessed in all references to the current context. Note that REG_FILE[0] is reserved for use by hardware and microcode, and so CURRENT_FILE will normally have a non-zero value.</td>
</tr>
<tr>
<td>PREVIOUS_FILE&lt;0:3&gt;</td>
<td>Previous register file. This is the number of the register file that will be accessed in all references to the previous context. (Such references may be additionally controlled by the USE-SHADOW-PREV bit, however.) Note that REG_FILE[0] is reserved for use by hardware and microcode, and so PREVIOUS_FILE will normally have a non-zero value.</td>
</tr>
<tr>
<td>USE_SHADOW_PREV</td>
<td>Use shadow memory. When set to one, this bit causes references to memory locations 0-127 in the previous context to reference shadow memory instead of registers. The user is not allowed to access the previous context (P-bit=1 will cause a hard trap to occur), and therefore the user cannot access shadow memory. See Section 2.4.1 for more on shadow memory. Address spaces and the P-bit are discussed in Section 4.2.6.</td>
</tr>
<tr>
<td>PRIOR&lt;0:2&gt;</td>
<td>Processor priority level. Interrupts with INTUPT_AT_LVL&lt;0&gt;=1 where i&lt;PRIORITY will cause the S-I to be interrupted. See Section 5.16 for a description of the interrupt architecture.</td>
</tr>
<tr>
<td>EMULATION&lt;0:1&gt;</td>
<td>Emulation mode. When equal to zero, causes the S-I native instruction set to be executed. When non-zero, specifies the emulation of one of three other instruction sets.</td>
</tr>
</tbody>
</table>
### Memory and Registers Page 19

**TRACE_ENB**  
Trace-trap enable. Used to enable trace-traps after each instruction. See Section 6.3 for a description of the trace feature.

**TRACE_PEND**  
Trace-trap pending. Used to indicate that a trace-trap is pending. See Section 6.3 for a description of the trace feature.

**CRNT_MODE**  
Current mode. Specifies whether the current context is executive or user. Zero means user, one means executive.

**PREV_MODE**  
Previous mode. Specifies whether the previous context is executive or user. Zero means user, one means executive.

**UNUSED<0:17>**  
Reserved for future use.

Changing the processor status word causes a change in state for the currently executing process. This change in state often involves changing the current context (see Section 2.4). In order to make this change of context correctly, PROCSTATUS cannot be loaded in its entirety from an arbitrary 36-bit word. If the execution of an instruction causes the loading of a new PROC-STATUS (e.g., traps, interrupts), then the new PREV-MODE must be loaded from the old CRNT-MODE. Similarly, the new PREVFILE must be loaded from the old CRNT_FILE. The PREV-MODE and PREVFILE fields of the word which is being loaded into PROCSTATUS are ignored. This operation is called loading partial processor status. PROCSTATUS is always loaded in this way unless specifically mentioned otherwise. The only instructions that load the entire PROC-STATUS word are RETFS and WFSJMP (see Sections 5.9 and 5.14).

A similar process is involved when loading a new PROCSTATUS while checking for trace-traps (see Section 6.3). In this case a change in state occurs when the TRACE-.PEND bit of PROC-STATUS is updated during the instruction-execution sequence.

#### 2.5.2 User

User status is contained in a single register named USER-STATUS. It contains a large number of subfields, each of which is described below. CARRY and the error-bits FLT_OVFL, FLT_UNFL, FLT_NAN, INT_OVFL, and INTZDIV are described as being not sticky. This means that they are either set or cleared by any instruction that can affect them. As an example, if an ADD instruction produces an integer overflow while trapping is disabled (INT_OVFL_MODE=1), the INT-OVFL bit of PROCSTATUS will be set to one. If a MULT instruction is then executed and no integer overflow occurs during the multiplication, INT-OVFL will be reset to zero. Each error bit is also reset when the appropriate trap is initiated, before a copy of USER-STATUS is saved on the stack. The conditions that affect CARRY and the error-bits for both integer and floating-point instructions are described in Section 5.2.3 and Section 5.3.2. The fields of USER-STATUS are shown below in order of occurrence from most significant to least significant.
**SP_ID<0:4>** Stack-pointer identity. Specifies the register that will be used in all references to the stack-pointer (SP). The stack-limit register (SL) is considered to be the next contiguous register. **SP_ID=3** or **SP_ID=31** is illegal. See Section 2.2.3.2. for details.

**CARRY** Carry-out of arithmetic operations. Set to zero or one by the most recently executed integer arithmetic instruction. Note that CARRY is not sticky. See Section 5.2.3.1.

**FLT_OVFL** Floating overflow. Always set by floating-point arithmetic instructions. Set to one if the result of the most recently executed floating-point instruction was greater than or equal to MAXNUM (i.e. MOVF). This bit is not sticky. See Section 5.3.2.1.

**FLT_UNFL** Floating-underflow. Always set by floating-point arithmetic instructions. Set to one if the result of the most recently executed floating-point instruction was less than or equal to MINNUM+1 (i.e. MUNF). This bit not sticky. See Section 5.3.2.1.

**FLTNA N** Floating-point result is “Not A Number” (NAN). Always set by floating-point arithmetic instructions. Set to one whenever NAN is the result of a floating-point operation. This bit is not sticky. See Section 5.3.2.

**INT_OVFL** Integer overflow. Set to one when the result of the most recently executed integer arithmetic instruction is greater than or equal to MAXNUM. This bit is not sticky. See Section 5.2.3.2.

**INTZDIV** Integer-zero-divide. Set to one when a divide-by-zero has occurred in the most recently executed integer instruction. This bit is not sticky. See Section 5.2.3.3.

**FLT_OVFL_MODE<0:1>** Determines the action that is taken when floating overflow occurs. **FLT_OVFL_MODE=0** causes the instruction to soft-trap without storing a result. **FLT_OVFL_MODE=1** causes the floating point infinity of correct sign (either OVF or MOVF) to be stored as the result. **FLT_OVFL_MODE=2** causes a floating-point number of correct mantissa and sign, but with wrapped-around exponent to be stored as the result. **FLT_OVFL_MODE=3** is undefined (an attempt to set **FLT_OVFL_MODE** to 3 will cause a hard trap).

**FLT_UNFL_MODE<0:1>** Determines the action that is taken when floating underflow occurs. **FLT_UNFL_MODE=0** causes the instruction to soft-trap without storing a result. **FLT_UNFL_MODE=1** causes the floating point
infinitesimal of correct sign (either UNF or MUNF) to be stored as the result. \texttt{FLT\_UNFL\_MODE=2} causes a floating-point number of correct mantissa and sign, but with wrapped-around exponent to be stored as the result. \texttt{FLT\_UNFL\_MODE=3} is undefined (an attempt to set \texttt{FLT\_UNFL\_MODE} to 3 will cause a hard trap).

\texttt{FLT\_NAN\_MODE<0:1>}

Determines the action that is taken when \texttt{NAN} is the result of a floating-point operation. \texttt{FLT\_NAN\_MODE=0} causes the instruction to soft-trap without storing a result. \texttt{FLT\_NAN\_MODE=1} causes \texttt{NAN} to be stored as the result. \texttt{FLT\_NAN\_MODE=[2,3]} are undefined (an attempt to set \texttt{FLT\_NAN\_MODE} to 2 or 3 will cause a hard trap).

\texttt{INT\_OVFL\_MODE}

Determines the action that is taken when integer-overflow occurs. \texttt{INT\_OVFL\_MODE=0} causes the instruction to soft-trap without storing a result. If trapping is disabled (\texttt{INT\_OVFL\_MODE=1}), all instructions except for SHFA to the (true) left store the low-order bits of the result. SHFA to the (true) left stores the correct sign followed by the low-order bits of the (true) result.

\texttt{INT\_Z\_DIV\_MODE}

Determines the action that is taken when integer divide-by-zero occurs. \texttt{INT\_Z\_DIV\_MODE=0} causes the instruction to to soft-trap without storing a result. \texttt{INT\_Z\_DIV\_MODE=1} causes zero to be stored as the result.

\texttt{RND\_MODE<0:4>}

Rounding mode. Selects the rounding mode to be used. See Section 5.3.1 for a description of the rounding modes.

\texttt{UNUSED<0:7>}

Reserved for future use.

\texttt{FLAGS<0:9>}

Contains various software-definable flag bits. These bits have no defined meaning in the architecture.


3 Data Types

Data in the S-1 is uniformly represented as quarter-, half-, single- or double-words. For many operations it is useful to interpret the bits in these words in various ways. Each of these ways of viewing data constitutes a data type. Instructions may interpret their operand data as being of a certain type. The same data may be interpreted in different ways by different instructions.

S-1 instructions operate on the following data types: boolean, integer (signed and unsigned), floating-point, indirect address pointer, byte (single-word and double-word), byte pointer, block, and flag. To be fetched as the operand of an instruction, data must be on pages marked with DATA= 1 (see Section 2.3.2). The data types are described below.

3.1 Boolean

The boolean data type is a bit vector in any of the four standard precisions (quarter-word, half-word, single-word, and double-word). The bits are numbered from left to right, as shown in the figures of Section 2.1.

For example, the following assembles as the QW bit vector 001000101.
3.2 Integer

The S-l has two different formats for integers: unsigned and signed. Unsigned integers represent only non-negative quantities while signed integers can represent both negative and non-negative quantities in two’s-complement notation. Either format may be represented in any of the four standard precisions (quarter-word, half-word, single-word, and double-word). For example, quarter-word, unsigned integers can represent quantities in the range 0 . . 511 whereas quarter-word, signed integers represent quantities in the range -256 . . 255.

For ease of description the largest positive signed integer in a given precision is termed MAXNUM. Correspondingly, the negative signed integer with the largest magnitude is termed MINNUM. For example, in quarter-word precision MAXNUM=255(3778) and MINNUM=-256 (4008). More generally, in any precision MAXNUM has all bits but the leftmost set to one, and MINNUM has all bits but the leftmost set to zero. (This is a consequence of the nature of the two’s-complement representation of integers.)

The following shows signed and unsigned interpretations of various integer quarter-word constants.

105 ; signed and unsigned interpretation is 105
673 ; unsigned 673, signed -105
-105 ; unsigned 673, signed -105
-1 ; unsigned 777, signed -1

The bit pattern for the first example is 001000101, and for the next two is 110111011. The leftmost bit is interpreted as the sign bit (i=negative) in the signed case. Note that in all precisions the signed value -1 has all bits set to one.
3.3 Floating-point

S-l floating-point numbers are always (implicitly) normalized and may be represented in three different precisions (half-word, single-word, and double-word). The floating-point representation is made up of three fields SIGN, EXP, and MANT. These fields, along with an implicit hidden bit, determine the value of the floating-point number. The formats are: \(\text{SIGN} \| \text{EXP}<0:5> \| \text{MANT}<0:10>\) for half-words, \(\text{SIGN} \| \text{EXP}<0:8> \| \text{MANT}<0:25>\) for single-words, and \(\text{SIGN} \| \text{EXP}<0:10> \| \text{MANT}<0:59>\) for double-words.

![Figure 3-1](image1)

Half-word Floating-Point Format

![Figure 3-2](image2)

Single-word Floating-Point Format

![Figure 3-3](image3)

Double-word Floating-Point Format

SIGN represents the sign of the floating-point number (\(O=\)non-negative, \(1=\)negative). EXP specifies the exponent. For half-word precision, EXP is the exponent in excess-32 format. For single-words, EXP is the exponent in excess-256 format, and for double-words, EXP is the exponent in excess-1024 format. SIGN, MANT, and the hidden-bit make up the mantissa. The hidden-bit is always the complement of SIGN, so for positive numbers the hidden-bit equals one. The mantissa, for positive numbers, can be written as the concatenation of SIGN, the binary-point, the hidden-bit, and MANT, that is, mantissa = \(\text{SIGN} \| \text{hidden-bit} \| \text{MANT}\) with "." representing the binary-point. (This is, of course, a slight abuse of the concatenation notation, as the binary point is not really a field.) Positive floating-point numbers have their mantissa in the range \(0.5 < \text{mantissa} < 1\). Floating-point zero is represented as integer zero (which is an exception to the SIGN/hidden-bit correspondence, because zero has \(\text{SIGN}=0\) and \(\text{hidden-bit}=0\)).
The following shows the octal representation of some non-negative floating point numbers in various precisions.

<table>
<thead>
<tr>
<th>Positive Numbers</th>
<th>Negative Numbers</th>
</tr>
</thead>
<tbody>
<tr>
<td>( 0 )</td>
<td>( 0,0 \text{ in all precisions} )</td>
</tr>
<tr>
<td>( 204000 )</td>
<td>( 1.0 \text{ HW} )</td>
</tr>
<tr>
<td>( 004000 )</td>
<td>( 2^{(-32)} \text{ HW} )</td>
</tr>
<tr>
<td>( 377777 )</td>
<td>( (2^{32})-(2^{20}) \text{ HW} )</td>
</tr>
<tr>
<td>( 200400,0 )</td>
<td>( 1.0 \text{ SW} )</td>
</tr>
<tr>
<td>( \text{000400,}0 )</td>
<td>( 2^{(-256)} \text{ SW} )</td>
</tr>
<tr>
<td>( 377777,-1 )</td>
<td>( (2^{256})-(2^{228}) \text{ SW} )</td>
</tr>
<tr>
<td>( 200100,0 )</td>
<td>( 1.0 \text{ DW} )</td>
</tr>
<tr>
<td>( 000100,0 )</td>
<td>( 2^{(-1024)} \text{ OW} )</td>
</tr>
<tr>
<td>( 377777,-1 )</td>
<td>( (2^{1024})-(2^{962}) \text{ DW} )</td>
</tr>
</tbody>
</table>

The full specification of a floating-point number (including both positive and negative numbers) is as follows. Note that the one’s-complement and two’s-complement operations are performed in the same number of bits as the argument to the operation.

Floating-point zero is represented as integer zero

Table 3-1
Floating-Point Representation

Negative floating-point numbers have hidden-bit=0 because \( \text{SIGN}=1 \). Negative number mantissas are in the range \( 0.5<\text{mantissas}\leq1 \). Note that the above definition specifies that mantissas are always non-negative (hence the minus sign in the above table description of the value of a negative number).
The floating-point format permits a simple translation between positive and negative floating-point numbers. The floating-point representation of \(-x\) is equal to the two’s-complement of the floating-point representation of \(x\). (The entire word is two’s-complemented, ignoring sub-field boundaries. The hidden bit is determined by the new SIGN bit.)

An outline for a proof that two’s-complement negation works correctly on floating-point numbers follows. If \(\text{MANT} \neq 0\) then no carry from the two’s-complement operation can reach the EXP field, since it will be absorbed by the right-most, non-zero MANT-bit. Therefore, the EXP-field will be one’s-complemented. If \(\text{MANT} = 0\) then there are three cases. Case 1: The floating-point number was originally negative. The mantissa was, therefore, 1.0 and the floating-point number was \(-2^{\text{exponent}}\). When this number is two’s-complemented, the MANT-field is still zero but the EXP-field is two’s-complemented. The mantissa becomes \(1/2\) and the carry from the fraction has increased the exponent by one. This gives \((1/2) \times 2^{\text{exponent} + 1}\) or \(2^{\text{exponent}}\), the negative of the original number. Case 2: The floating-point number was originally zero. The two’s-complement of zero is zero. Case 3: The floating-point number was originally positive. The mantissa was, therefore \(1/2\) and the floating-point number was \((1/2) \times 2^{\text{exponent}}\). When this number is two’s-complemented, the MANT-field is still zero but the EXP-field is two’s-complemented. The mantissa becomes 1.0 and the carry from the fraction has decreased the exponent by one. (It increased the EXP but decreased the one’s-complement of the EXP). This gives \(-(1.0) \times 2^{\text{exponent} - 1}\) or \(-(1/2) \times 2^{\text{exponent}}\), the negative of the original number.

Besides zero, there are five floating-point numbers that have special meanings attached to them. The positive, floating-point number with the greatest magnitude (in a given precision) has the meaning of positive infinity. This number is designated OVF. (It should be noted that the largest, positive, signed-integer, in a given precision, is termed MAXNUM. Correspondingly, the negative, signed-integer with the largest magnitude is termed MINNUM. It is often convenient to speak of a floating-point number in terms of the signed-integer with the same bit representation. For example, OVF is the same as MAXNUM in that if MAXNUM is interpreted as a floating-point number, it turns out to be the largest floating-point number (i.e., OVF).) The two’s-complement of OVF (i.e., \(\text{MINNUM} + 1\)) has the meaning negative infinity. It is termed MOVF. (The terms OVF and MOVF come from overflow and minus overflow, respectively.) The smallest, positive, floating-point number has the meaning of positive infinitesimal and is termed UNF; it has the same bit representation as the integer 1. The largest, negative, floating-point
number has the meaning of negative infinitesimal and is termed MUNF. MUNF is the two's-complement of UNF, and so has the same bit representation as the integer -1. (The terms UNF and MUNF come from and minus underflow, respectively). The floating-point number with the same bit representation as MINNUM has the meaning of undefined. It is termed NAN, meaning not a number. Floating-point instructions take these special interpretations into account. Certain bits of USER-STATUS control the action taken when one of the exceptions associated with these special numbers occurs (e.g., overflow with OVF). See Section 2.5.2 for details of USER-STATUS and see Section 5.3.2 for details of floating-point exception handling.

<table>
<thead>
<tr>
<th>Name</th>
<th>Meaning</th>
<th>Equivalent integer representation</th>
</tr>
</thead>
<tbody>
<tr>
<td>OVF</td>
<td>Positive overflow</td>
<td>MAXNUM</td>
</tr>
<tr>
<td>MOVF</td>
<td>Negative overflow</td>
<td>MINNUM+1 (-MAXNUM)</td>
</tr>
<tr>
<td>UNF</td>
<td>Positive infinitesimal</td>
<td>+1</td>
</tr>
<tr>
<td>MUNF</td>
<td>Negative infinitesimal</td>
<td>-1</td>
</tr>
<tr>
<td>NAN</td>
<td>Indeterminate (“not a number”)</td>
<td>MINNUM</td>
</tr>
</tbody>
</table>

Table 3-2
Floating-Point Exception Representation

NOTE: The signed integer (Section 3.2) and floating point formats employed in the S-I have an important and useful property: the same algorithms can be used to compare the value of a datum interpreted in either format. However, special floating-point symbols such as OVF and NAN are not properly interpreted by integer instructions.
3.4 Indirect Address Pointer

An indirect address pointer (IAP) is a single memory word that is interpreted as a pointer into memory. Its format is shown below. IAP. P denotes the address space being referenced. IAP. IREG and IAP. ADDR together describe the memory location to be addressed. The IAP, as used for indirect addressing, is discussed in Section 4.2.5. The P-bit is described in Section 4.2.6.

```
P | IREG | ADDR
01 | 56   | 35
```

Figure 3-4
Indirect Address Pointer
3.5 Byte

A single-word byte is a bit vector with a length in the range 0..36. A double-word byte is a bit vector with a length in the range 0..72. (A zero-length byte of course contains no information, but it is permitted to use a byte pointer specifying such a byte.) The position and length of a byte are specified by a byte pointer, as described in Section 3.6.

3.6 Byte Pointer

A byte pointer completely specifies a byte somewhere in memory. The byte pointer consists of two single-words. The first single-word is an indirect address pointer (IAP). The IAP specifies a memory single-word or double-word which contains the byte. The second single-word of the byte pointer is a byte selector. It has two half-word fields POSITION and LENGTH (POSITION<0:17>|| LENGTH&17>). POSITION is the bit number of the first bit in the byte. LENGTH is the number of bits in the byte.

<table>
<thead>
<tr>
<th>P</th>
<th>I REG</th>
<th>ADDR</th>
</tr>
</thead>
<tbody>
<tr>
<td>POSITION</td>
<td>LENGTH</td>
<td></td>
</tr>
<tr>
<td>01</td>
<td>56</td>
<td>17 18</td>
</tr>
</tbody>
</table>

Figure 3-5
Byte Pointer
3.7 Block

A block consists of a contiguous list of words. The words may be any of the four standard \textit{precisions} (quarter-word, half-word, single-word, double-word). All of the words within a block, however, are of the same precision. Some instructions which operate on blocks implicitly treat the elements of the block as being of some other specific type; for example, STRCMP (Section 5.13) treats the block elements as signed integers.

3.8 Flag

The \textit{flag} is a single-word data type with only two values: the bit representations which are all bits zero and all bits one (i.e., integer 0 or -1 in two's-complement notation). A flag of all ones means \textit{true}, all zeros means \textit{false}.
4 Instruction Formats and Addressing Modes

4.1 Instruction Classes

The S-1 provides a rich variety of ways in which the operands for a given operation may be accessed. These ways are called addressing modes. All S-1 instructions can be specified with no more than three single-words. The first word specifies the instruction selected. In general, the second and third words are optional in that they specify extended addressing modes if needed. Therefore, depending on the number of extended operands, S-1 instructions may consist of one, two, or three words.

The general format for the first word of an instruction is \( \text{OPCODE}_1 \| \text{OD1}_1 \| \text{OD2}_1 \). The first twelve bits specify the opcode, the second twelve describe how the first operand is accessed, and the last twelve bits describe how the second operand is accessed. (Note that in jump instructions the second operand is called J, not OD2.)

The opcode indicates which instruction is being selected. It also specifies the precision of the arguments (the data values the instruction operates on). Depending on which instruction is selected, the opcode may also indicate more information so as to fully describe the instruction (e.g., which direction to shift, what condition to skip on, etc.). Sections 4.1.2, 4.1.1, 4.1.3, 4.1.4, and 4.1.5 describe the five classes to which instructions belong: two-address (XOP), three-address (TOP), skip (SOP), jump (JOP), and hop (HOP).

OD1 and OD2 are operand descriptors (OD). They describe the arguments upon which the instruction operates. The full specification of an operand may require an extra instruction-word per argument. This use of extra instruction-words is termed extended addressing. The process whereby the value described by the OD is determined is called operand evaluation. The result of the operand evaluation of OD1 is called OP1, and that for OD2 is called OP2. The various means of describing operands (addressing modes) are discussed in Section 4.2.

The evaluation of all operands (including jump or skip destinations) logically occurs before the execution of the instruction and before the PC is updated. The order of operand evaluation is undefined. Operand evaluation produces no side effects.
4.1.1 Two-Address (XOP)

The two-address instructions are generally used to specify operations that involve one source and one destination. Typically OP1 is used as the destination and OP2 as the source. The XOP field is the opcode. OD1 and OD2 are the ODs that describe the arguments to the instruction. The results of the operand evaluation of OD 1 and OD2 are OP 1 and OP2, respectively. When an XOP instruction stores two results, it stores OP2 before OP1.

Some XOP instructions leave one or both operand descriptors unused. As a rule, an XOP instruction with only one operand uses OD1, and OD2 must be zero.

An XOP instruction is written as the instruction mnemonic followed by OD1 and OD2 specifications, in that order. For example, let X and Y be SWs. The following illustrates an XOP instruction which sets X to Y (that is, the single-word register or memory location whose symbolic name is X is made to contain the contents of Y).

```
MOV X, Y ; X is the destination, Y is the source
```

If only one operand descriptor is specified, then FASM will use it for both OD1 and OD2, or just OD1, depending on whether or not both operands are used by the instruction.

```
INC COUNT ; COUNT+COUNT+1; INC uses both OD's
RUS RTA ; RTA+USER STATUS; RUS uses only OD1
```
4.1.2 Three-Address (TOP)

Three-address instructions allow the specification of three arguments (generally two sources and one destination). They specify two general memory locations (which may, of course, be registers) and possibly one of the registers RTA or RTB. This format provides most of the power of full three-address instructions (instructions specifying three general memory locations) but only costs two bits in the instruction word (for T) as compared to twelve bits for a third general operand descriptor.

The TOP field is that portion of the opcode that indicates the instruction selected, the precision, and any other information needed to fully specify the operation. OD1 and OD2 are general operand descriptors. OP1 and OP2 are the results of the operand evaluations of OD1 and OD2, respectively. T specifies how OP1, OP2, RTA, and RTB are to be used as arguments to the operation. The first argument to the operation is called $S_1$, the second is called $S_2$, and the third DEST. In most (but not all) cases the instruction takes $S_1$ and $S_2$ as input and uses DEST as the location for its output. When a TOP instruction stores more than one result, it stores $S_2$ before $S_1$, and $S_1$ before DEST. The following table shows how the T field selects $S_1$, $S_2$, and DEST.

<table>
<thead>
<tr>
<th>T</th>
<th>DEST</th>
<th>1</th>
<th>$S_2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>OP1</td>
<td>OP1</td>
<td>OP2</td>
</tr>
<tr>
<td>01</td>
<td>OP1</td>
<td>RTA</td>
<td>OP2</td>
</tr>
<tr>
<td>10</td>
<td>RTA</td>
<td>OP1</td>
<td>OP2</td>
</tr>
<tr>
<td>11</td>
<td>RTB</td>
<td>OP1</td>
<td>OP2</td>
</tr>
</tbody>
</table>

Table 4-1
Specification of $S_1$, $S_2$, DEST

A TOP instruction is written as an opcode mnemonic followed by DEST, $S_1$, and $S_2$ in that order. For example, let X and Y be SWs. The following shows the various T fields.

ADD X, X, Y ; T field = 00; X$\leftarrow$X+Y
ADD X, RTA, Y ; T field = 01; X$\leftarrow$RTA+Y
ADD RTA, X, Y ; T field = 10; RTA$\leftarrow$X+Y
ADD RTB, X, Y ; T field = 11; RTB$\leftarrow$X+Y

In the case T=0, where by definition OP1 is used for both $S_1$ and DEST, it is not necessary to
write the operand twice. Thus the first example above may be written:

\[
\text{ADD} \ X, Y ; \text{T field} = 00; \ X\times X+Y
\]

FASM automatically fills in the T field based on the operand descriptors written after the opcode mnemonic.

The selection of DEST, \( S_1 \), and \( S_2 \) by the T field is asymmetric with respect to OD 1 and OD 2. As a general rule (which has exceptions), whenever a TOP instruction is not symmetric with respect to \( S_1 \) and \( S_2 \), it comes in two forms, an ordinary form and a “reverse” form. The reverse form is just like the normal form except that the use of \( S_1 \) and \( S_2 \) is reversed.

For example, one can write:

\[
\text{SUB} \ X, RTA, Y ; X\times RTA-Y
\]

but one cannot write:

\[
\text{SUB} \ X, Y, RTA ; \text{illegal!}
\]

because no T-field value corresponds to that arrangement of operands. One can get the intended effect by using the reverse form of the SUB instruction.

\[
\text{SUBV} \ X, RTA, Y ; X-Y-RTA
\]

because whereas SUB computes \( S_1-S_2 \), \( \text{SUBV} \) computes \( S_2-S_1 \).
4.1.3 Skip (SOP)

Skip instructions are used for short range transfers of control. The format allows a forward skip of 1..7 single-words, a stationary skip of zero single-words, or a backward skip of 1..8 single-words relative to the first word of the current instruction. (In this respect the word skip is used more broadly than in other machine architectures, because the S-1 can skip backwards, and forwards over more than one instruction.) The SOP field specifies the opcode (including the condition on which the skip will be taken). OD1 and OD2 are general operand descriptors and the results of their operand evaluation are OPI and OP2 respectively.

The SKP field specifies the number of instruction single-words to skip. SKP is considered to be a signed constant in the range -8..7. If the skip instruction results in not skipping, then control flow is not interrupted (i.e., the instruction following the skip instruction is executed next). If the instruction results in skipping, then the next instruction to be executed has an address of PC+4*SIGNED(SKP) (i.e., the address of the skip instruction offset by SKP single-words).

A skip instruction is written as an opcode mnemonic followed by the two operand descriptors and the name of the location to be skipped to. For example, let X and Y be single-words. The following ensures that X ≥ Y. FASM automatically determines the PC offset in the skip instruction. (If only the larger or smaller of X and Y were of interest, then the MAX or MIN instructions might be used instead; this piece of code makes X the larger and Y the smaller of the two.)

```
SKP. GEQ X,Y,NEXT        ;if X≥Y then go to NEXT
EXCH X,Y                 ;else swap X and Y
NEXT:                    ;continue with program
```

As another example, this code computes the product of all odd integers from 1 to 15.

```
MOV X,#1                  ;X counts odd integers
MDV RESULT,#1            ;RESULT accumulates product
LOOP:                     
  ADD X,#2               ;step X to next odd integer
  MULT RESULT,X          ;multiply it in
  SKP.LSS X,#15,LOOP    ;if X<15, then go to LOOP
```
4.1.4 Jump (JOP)

The jump instructions allow two different ways of specifying the destination of the jump, PC-relative and general. The choice depends on the PR bit (PR=1 for PC-relative and PR=0 for general). The JOP field is the opcode and OD1 is a general operand descriptor. The result of the operand evaluation of OD1 is termed OP1. The PC-relative bit PR selects how J is to be interpreted as the jump-destination (JUMPDEST). If PR=1 then J is considered to be a signed 12-bit constant and is used as the number of single-words to offset from the PC. Therefore, JUMPDEST=PC+4*SIGN(J); the range of a relative jump is from PC-(2048 single-words) to PC+(2047 single-words) If PR=0, JUMPDEST is set equal to the address of the operand that is computed by interpreting J as an OD-field. With PR=0 any address can be specified (at the possible expense of an extra instruction-word). It should also be noted that with PR=0, J may not specify an immediate constant or a register.

A JOP instruction is written as the opcode mnemonic followed by the operand (if applicable) and the jump destination. For example, let X be a SW. FASM determines the value of the PR bit in the following instruction, depending on how far away the location named AWAY is from the jump instruction.

\[
\text{JMP}Z.GEQ \ X, \ \text{AWAY} \quad ; \text{go to AWAY if } X \geq 0
\]
4.1.5 Hop (HOP)

There is only one hop instruction, JPATCH. The HOP field is the opcode. It does not have an OD1 or OD2 field. Instead, bits 12 to 35 of the instruction word are used as a 24-bit signed displacement, which is added to the PC to form an unconditional-jump address.

An HOP is written as the opcode mnemonic followed by the jump destination, as for a JOP.

<table>
<thead>
<tr>
<th>HOP</th>
<th>DISPLACEMENT</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>11 12 35</td>
</tr>
</tbody>
</table>

Figure 4-5
HOP

JPATCH PATCH. AREA ; go to PATCH.AREA
4.2 Addressing Modes

The addressing modes of the S-1 are efficient and powerful. Many operands can be specified using only the fields in a single instruction-word. If it is necessary to access the full \(2^{28}\) single-word address space then extended addressing may be employed at the expense of an extra instruction single-word per extended address. Indirection is also available in (and only in) extended addressing mode.

The addressing modes were designed with both high-level and low-level languages in mind. All of the common addressing modes used in assembly language programming are available. Addressing modes designed explicitly to implement high-level language constructs have also been included. An important example of this is the concept of pseudo-registers, in which data within a small offset of a register pointer (e.g., a stack pointer) may be accessed using only a single instruction-word.

Unless otherwise stated, all addresses are quarter-word addresses. They are 30-bit integers in the range \(0 \leq 2^{30} - 1\). Operand evaluation is the process of fetching the argument of an instruction. Address calculations within operand evaluation have no side effects (and are restartable). Such address calculations produce results which are truncated to the low-order thirty bits and do not affect such arithmetic flags as carry or overflow. During an instruction’s execution, the PC remains unchanged.

4.2.1 Operand Descriptor Format

An operand descriptor (OD) is a 12-bit field of an instruction-word, and describes an argument to that instruction. The OD has three subfields: X, MODE, and F. OD. X specifies short (0) or extended (1) addressing. As a rule, if an X bit of an operand descriptor is 1 then a corresponding extended word follows the instruction word for use by that operand descriptor. (Recall, however, that in a JOP instruction with \(PR=1\), the J (OD2) descriptor has no X bit.) If both operand descriptors have \(OD.X=1\), then the extended word for OD2 follows the first instruction-word, and after that is the extended word for OD1. OD. MODE and OD. F are used to determine an addressing mode or to calculate a memory location. If an OD is unused in an instruction then it must be identically zero. (If it is non-zero, a hard trap will occur.)

- The numbering of the bits in the diagram below is relative to the start of the field.

\[\begin{array}{ccc}
X & MODE & F \\
01 & 56 & 11
\end{array}\]

Figure 4-6
Operand Descriptor (OD)

4.2.2 Extended Addressing Formats
If an instruction requires more than a single-word to specify an operand, additional single-words called extended-words (EWs) are used. The possible formats of the EWs are described in the following sections.

### 4.2.2.1 Long-Constant Format

Long-constants are used to specify immediate values that are too large to represent in an OD. They require an additional instruction-word of the format shown below.

![Figure 4-7](constant_extended_word.png)

**Figure 4-7**
Constant Extended-Word (EW)

### 4.2.2.2 Fixed-Based Format

In those cases when the OD cannot specify a particular memory location, extended addressing is required. Fixed-based addressing requires an extra instruction-word (shown below).

![Figure 4-8](fixed_based_extended_word.png)

**Figure 4-8**
Fixed-Based Extended-Word (EW)

### 4.2.2.3 Variable-Based Format

When indexing through two registers, or a register and a pseudo-register, variable-based addressing must be used. Variable-based addressing uses an additional instruction-word of the format shown below.

![Figure 4-9](variable_based_extended_word.png)

**Figure 4-9**
Variable-Based Extended-Word (EW)

### 4.2.3 Short-Operand Addressing

An operand descriptor (OD) fully describes a short operand (SO). If OD. X=0 (short-operand mode) then the argument to the instruction is exactly SO. If OD.X=1, then SO is used in later
phases of the operand evaluation procedure (see Section 4.2.4). Short-operand mode gives access to the 32 registers, short (integer) constants in the range -32..31, and memory locations indexed through the registers and offset by no more than a short constant. The decision as to which of the above is to be accessed depends on the contents of OD.MODE. Only the current address space may be referenced. (See Section 2.3 for a description of the concept of address space.)

Note that OD.MODE=2 is reserved for future use and if used will result in a hard trap.

4.2.3.1 Register-Direct

OD.MODE=0 gives register-direct mode, that is, the result of the operand evaluation (SO) is the contents of one of the 32 registers. The register number is specified by OD.F and must be in the range 0..31 or a hard trap will occur. (SO=R[OD.F])

For example, here OD 1 and OD2 are register direct. The instruction negates RTA.

```
NEG RTA ;RTA=-RTA (same as NEG.SRTA,RTA)
```

4.2.3.2 Short-Constant

OD.MODE=1 gives short-constant mode. In this case, SO=SIGNED(OD.F), which is a constant in the range -32..31.

For example, here the #0 is assembled as a short constant:

```
MOV RTA,#0 ;RTA=0
```

4.2.3.3 Short-Indexed

OD.MODE in the range 3..31 gives short-indexed mode, which allows easy access to small memory areas indicated by registers. The memory locations that can be accessed in this addressing mode are called pseudo-registers. The address calculation uses R[OD.MODE] as a base and then offsets that base by SIGNED(OD.F) single-words (i.e., range -32..31 single-words). SO is the contents of the resulting address (SO=M[R[OD.MODE]+4*SIGNED(OD.F)]). If OD.MODE=3 then PC is used instead of R[3] (see Section 2.2.3.1). Note that R[0], R[1], and R[2] cannot be used in short-indexed mode because OD.MODE=0 selects register-direct mode, OD.MODE=1 selects short-constant mode, and OD.MODE=2 is reserved and therefore hard-traps.
An interesting special case of pseudo-registers is the top few locations on the stack. Let SP be the stack pointer specified by \texttt{SP\_ID} (and assume \texttt{SP\_ID} is not 0, 1, or 2). The following instructions access stack locations in short-indexed mode. In this way local variables can be kept on the stack and easily accessed.

\begin{verbatim}
ADD -1 (SP), #7 ; add 7 to top SW on stack
EXCH -2 (SP), -1 (SP) ; swap top two single-words of stack
SKP, EQL -5 (SP), -1 (SP) ; skip next instruction if equal
\end{verbatim}

As another example, suppose that register R contains the address of a record structure. Then short-indexed mode can be used to access components of the record.

\begin{verbatim}
MOV Y, 1 (R) ; move second word of register to Y
MULT RTB, (R), 2 (R) ; product of first and third words to R T B
\end{verbatim}
4.2.3.4 Summary

<table>
<thead>
<tr>
<th>MODE</th>
<th>Mode Name</th>
<th>Short-Operand(SO)</th>
<th>F-field Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Register-Direct</td>
<td>R[OD, F]</td>
<td>0.. 31</td>
</tr>
<tr>
<td>1</td>
<td>Short-Constant</td>
<td>SIGNED(OD, F)</td>
<td>-32.. 31</td>
</tr>
<tr>
<td>2</td>
<td>Reserved</td>
<td>(hard trap)</td>
<td>---</td>
</tr>
<tr>
<td>3</td>
<td>Short-Indexed</td>
<td>M[PC + 4*SIGNED(OD, F)]</td>
<td>-32.. 31</td>
</tr>
<tr>
<td>4.. 31</td>
<td>Short-Indexed</td>
<td>M[R[OD, MODE] + 4*SIGNED(OD, F)]</td>
<td>-32.. 31</td>
</tr>
</tbody>
</table>

Table 4-2
Short-Operand Mode
4.2.4 Extended Addressing

Unlike short-operand addressing, extended addressing allows an instruction to access the entire $2^{28}$ single-word address space. This generality requires an additional instruction-word for each extended operand.

OD. X= 1 is used to select extended addressing. OD. MODE specifies how the extended-word (EW) will be interpreted (i.e., long-constant, fixed-based, or variable-based). The interpretation of OD. F depends on OD. MODE, and is described in detail in the following sections. The result of an extended address calculation is itself an address. A long operand (LO) is the contents of memory at that address, except in the case of long-constant mode, where LO is the result of the evaluation of the constant (there being no intermediate addresses).

Indirection is specified by setting EW. I=1. A full discussion of indirect addressing appears in Section 4.2.5. EW. S is used to facilitate array indexing and is described in Section 4.2.4.4. EW. P controls access to the previous address space and is discussed in Section 4.2.6.

4.2.4.1 Long Constant

Long constants are specified by setting OD. X=1 and OD. MODE=1. The address calculation then uses OD. F to indicate how the EW is to be interpreted (i.e., how the EW should be extended to a double-word or which register should be used for indexed long-constant mode). In this context OD. F is considered to be an unsigned constant in the range 0 . . 63.

It should be noted that having OD. F=0 is a special case and is not long-constant addressing mode. It will be discussed further in the sections on fixed-based and variable-based addressing (Sections 4.2.4.2, 4.2.4.3). OD. F in the range 4 . . 31 results in a hard trap since these values are reserved for future use.

4.2.4.1.1 Immediate Long-Constant

If OD. F is in the range 1 . . 3 then the address calculation is in immediate long-constant mode. In this mode, LO=SIGNED(EW). If LO is to have precision smaller than a single-word (i.e., quarter-word or half-word), then the low-order bits of EW are used, and the bits not so used are ignored. If the precision is single-word, then all of EW is used. Thus for quarter-word, half-word, and single-word precisions, the values 1, 2, and 3 for OD. F all behave alike. If the precision is double-word, however, then OD. F specifies how the single-word EW is extended into the double-word format. OD. F=1 right-justifies EW into LO and sign-extends into the high-order word. OD. F=2 also right-justifies EW into LO but zero-extends into the high-order word. OD. F=3 left-justifies EW into LO and zeros out the low-order word.

The various types of long constant syntax appear below:

\[
\text{MOVRTB},#\text{cl061251031135};\text{RTB=arbitrary SW constant}
\]
The following sequence of instructions illustrates the several cases of sign extension. The two columns on the comment field indicate the value in RTA (DW) after the execution of each instruction.

\[
\begin{array}{|c|c|c|}
\hline
\text{Move} & \text{High Order} & \text{Low Order} \\
\hline
\text{MOV.D.D RTA,} & 0 & 2 \\
\text{RTA,} & 1 & 2 \\
\text{ADD.D RTA,} & 1 & 1 \\
\text{RTA,} & 2 & 0 \\
\end{array}
\]

When an immediate long constant is used as a half-word or quarter-word then no check for overflow is made. Instructions may not require NEXT(immediate operand), as it is undefined and will result in a hard trap.

4.2.4.1.2 Indexed Long Constant

Indexed long constant mode is selected by having \text{OD.MODE} = 1 and \text{OD}, F in the range \[32..63\]. In this mode, the extended word is indexed by a register, selected by \text{OD}, F; \text{LO=SIGNED(EW)+R(OD,F-32)}. Overflow is not checked during the addition of EW and the register's contents. This sum is truncated to 36 bits. Quarter-word and half-word precisions use the low order bits of this result as the LO. Double-word precision uses this result, sign-extended into the high-order word, as the LO.

For example, the following instructions illustrate various uses of indexed constants. The comment field gives an alternative instruction with a similar effect. (The effects may not be identical because indexing does not detect arithmetic carry or overflow. This fact may sometimes be used to advantage.)

\[
\begin{array}{l}
\text{MOV RTA,} \langle 200 \rangle (\text{RTB}) \\
\text{SKP.GEQ} \langle c1 \rangle (\text{RTA}), \langle c-1 \rangle (\text{RTB}), \text{FOO} \\
\text{ADD RTA,} \langle c200 \rangle, \text{RTB} \\
\text{SKP.GEQ} \langle c2 \rangle (\text{RTA}), \text{RTB}, \text{FOO}
\end{array}
\]

The following instruction sets RTA to \((\text{RTA+1}) \times (\text{RTA}-1)\) (which is \(\text{RTA}^2-1\)) in a single instruction. There is no alternative implementation of this operation. It is assumed that RTA contains neither MAXNUM or MINNUM.

\[
\text{MULT RTA,} \langle c1 \rangle (\text{RTA}), \langle c-1 \rangle (\text{RTA})
\]
### 4.2.4.1.3 Summary

<table>
<thead>
<tr>
<th>OD.F</th>
<th>Extended-Word Interpretation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Special case of fixed- or variable-based addressing (SO=0)</td>
</tr>
<tr>
<td>1</td>
<td>EW right-justified, sign-extended into high-order single-word</td>
</tr>
<tr>
<td>2</td>
<td>EW right-justified, zero-extended into high-order single-word</td>
</tr>
<tr>
<td>3</td>
<td>EW left-justified, zeros to low-order single-word</td>
</tr>
<tr>
<td>4 .. 31</td>
<td>Reserved for future use (hard trap)</td>
</tr>
<tr>
<td>32 .. 64</td>
<td>Indexed constant: $\text{SIGNE}(\text{EW}) + R[O,D,F-321$</td>
</tr>
</tbody>
</table>

Table 4-3
Long-Constant Mode
4.2.4.2 Fixed-based Addressing

Fixed-based addressing is used to access locations that are offset by up to $2^{30}$ quarter-words from the value specified by SO. A fixed-based address calculation uses EW. ADDR and EW. S as well as SO to compute the address of a LO.

Address calculation occurs in stages. SO is calculated first as described in Section 4.2.3 and then shifted left EW. S places. (For a full discussion of EW. S see Section 4.2.4.4.) The result is then added to the 30-bit base address EW. ADDR to produce the address of a LO, that is, $LO = M[EW. ADDR + SO \cdot 2^{EW. S}]$. If $EW.I = 1$, indirect addressing is then used (see Section 4.2.5).

Fixed-based addressing is selected in two different ways. If OD. X = 1, EW. V = 0 and OD. MODE = 1 or 2 then the operand is computed as described above. If OD. X = 1, EW. V = 0, OD. MODE = 1 and OD. F = 0, then the operand is computed (as described above) with zero used in place of SO.

For example, let SP be the stack pointer, and let TABLE be the address of a table of QWs. The following instructions illustrate fixed-base addressing.

\[
\text{MOV } RTA, c30 > \\
\text{MOV. H. H. RTA, c22 >} \quad \text{; alternative to MOV } RTA, RTB \quad \text{(address in QWs)} \\
\text{MOV. H. H. RTA, c22 >} \quad \text{; set high order HW of RTA equal to low order HW}
\]

The following sets RTA to the QW in TABLE indexed by the top stack element.

\[
\text{MOV. Q. Q. RTA, cTABLE > (-1(SP))}
\]

The following two instructions set RTB to the address of a table of quarter-words, and then RTA to the second QW in the table.

\[
\text{MOVADR RTB, TABLE} \\
\text{MOV. Q. Q. RTA, c15(RTB)}
\]

4.2.4.3 Variable-based Addressing

Variable-based addressing uses EW. DISP and EW. REG to supply additional information for the operand evaluation. EW. DISP is interpreted as a signed offset from R[EW. REG]. The offset is in the range $-2^{24} \ldots 2^{24} - 1$.

Address calculation occurs in stages. The first stage involves adding R[EW. REG] to SIGNED(EW. DISP). This produces a base value which is used in subsequent calculations. The rest of the operand calculation proceeds as for fixed-base addressing, using this computed base.
value in place of $\text{EW.ADDR}.SO$ is calculated (see Section 4.23) and then is shifted left $\text{EW}.S$ places. (For a full discussion of $\text{EW}.S$-field see Section 4.2.4.4). The resulting value is added to the base value to produce the address of the LO. Therefore,

$$\text{LO} = M[\text{R[EW.REG]} + \text{SIGNED(\text{EW.DISP})} + \text{SO} \times \text{S}].$$

Variable-based addressing is selected in two different ways. If OD. $X=1, \text{EW}.V=1$ and OD. MODE $= 1$ or 2 then the operand is computed as described above. If OD. $X=1, \text{EW}.V=1$, OD. MODE $= 1$ and OD. $F=0$, then the operand is computed (as described above) with zero used in place of SO.

For example, let TABLE be the address of a table of QWs, and SP be the stack pointer. The following instructions illustrate various uses of variable-base addressing. The first two instructions set RTA to the RTA-th QW in the table.

```
MOVAOR RTB,TABLE
MOV.Q.Q RTA, c(RTB)>(RTA)
```

The following sets RTA to the RTA-th QW in the table, counting from the QW given by the top SW on the stack.

```
MOV.Q.Q RTA, cTABLE (RTA)>(-1(SP))
```

4.2.4.4 **Indexing** Into Data Structures: The S-field ($\text{EW}.S$)

$\text{EW}.S$ is included in the fixed-based and the variable-based extended formats to facilitate indexing into data structures (e.g., arrays). It is often the case that many elements of a data structure are accessed sequentially. If one wanted to access a quarter-word structure in such a manner, one could use OD. $X=1$, OD. MODE=index register, OD. $F=0$, and $\text{EW.ADDR}$=base address of the structure. The contents of the index register would be an offset to the address in $\text{EW.ADDR}$. It (the contents of the index register) would also be the index of the element in the structure. To access the next element in the structure the contents of the index register would be incremented by one. It must be remembered, however, that addresses on the S-l are quarter-word addresses. If the elements of the structure are not of quarter-word precision then it would no longer be correct to add one to the index register to obtain the offset for the next element of the structure. Either the offset in the register would have to be shifted after incrementing, or an increment larger than one (1) would be needed (e.g., for single-words, four would be added). Using an additional shift instruction is undesirable because it would decrease code density, and also because it would cause a pipeline interlock which would slow the execution of the code. Using a larger increment would make it difficult to use the index register's contents as the index into the structure because the offset in the register would be some multiple of the actual index. The solution chosen by the designers of the S-l is to use a field $\text{EW}.S$ to specify how many bits to shift the SO to make memory appear to be
the desired precision. EW.S equal to 0, 1, 2, or 3 causes the “apparent memory precision” to be quarter-, half-, single-, or double-word, respectively. If one wanted to access a single-word data structure (using fixed-based addressing), the method outlined above would work if one set EW.S to 2. The contents of the index register would then specify both the “single-word offset” (i.e., the quarter-word offset divided by 4) to the base of the structure and the index of the element within the structure. The address calculation would then shift this “single-word offset” left two bits, converting it into a quarter-word offset. The resulting address would be the actual location of the data element. To increment the index, the register contents would be incremented by one. The shift by EW.S takes care of adjusting the precision, and since it is part of the operand calculation, no pipeline-interlock occurs.

For example, let SP be the stack pointer and let TABLE be the address of a table of SWs. The following illustrates how the shift field facilitates indexing into this table. RTA is set to the SW element of the table one SW beyond the SW indexed by the top SW in the stack. Informally, RTA=table(stack(SP-1)+1). The shift field EW.S is specified by the number following the up-arrow "^".

\[\text{MOVADR RTB, TABLE}\]
\[\text{MOV RTA, c4(RTBM-1)(SP)) t2}\]

4.2.5 Indirect Addressing

Indirect addressing may be used during extended addressing by setting EW.I=1. It is used for accessing memory through pointers that are stored as single-words in memory. With EW.I=1, the LO that is calculated in previous addressing stages is now interpreted as an indirect address pointer (IAP) (see Section 3.4). The fields of the IAP are then used to compute the address of the actual operand. This operand is termed the indirect long operand (ILO).

<table>
<thead>
<tr>
<th>P</th>
<th>I REG</th>
<th>ADDR</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>5</td>
<td>6</td>
</tr>
<tr>
<td>35</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 4-10
Indirect Address Pointer

There are two different types of indirection which can be selected. IAP.IREG determines which one is used. If IAP.IREG=0 then IAP.ADDR is used as the address of the ILO. Thus, ILO=M[IAP.ADDR]. This is termed simple indirection. If IAP.IREG=0 then indexed indirection is used. In this case, R[IAP.IREG] is added to IAP.ADDR to produce the address of the ILO so that ILO=M[R[IAP.IREG]+IAP.ADDR]. Note that R[0] can not be used in the above computation, since IAP.IREG=0 specifies simple indirection.
Like all addressing operands, the IAP operand evaluation logically occurs before the instruction execution and before the PC is updated. Since it has no side effects, it is restartable. The IAP calculation is done modulo $2^{30}$ and does not set carry or overflow flags. See Section 4.2.7 for more details on addressing restrictions and exceptions. The interpretation of the P-bit is discussed in section 4.2.6.

For example, assume register P contains the address of the first word of any node in a circular, doubly-linked list of nodes consisting of three single words: a “next link”, a “last link” and a “data pointer” which points to a SW quantity. The following illustrates use of indirection.

\[
\begin{align*}
\text{MOV} & \ P, (P) ; \text{advance } P \text{ to point at the “next” node} \\
\text{MOV} & \ P, 1 \ (P) ; \text{backup } P \text{ to point at the “last” node} \\
\text{MOV} & \ P, c\& (P) ; \text{advance } P \text{ to the “next” of “next” node} \\
\text{MOV} & \ P, cm (P) ; \text{this does the same thing a different way} \\
\text{EXCH} & \ c8\& (0(P)), c8\& (1(P)) ; \text{swap data-pointer (last) with data-pointer (next)} \\
\text{EXCH} & \ c8\& (0(P)), c8\& (1(P)) ; \text{swap data (last) with data (next)}
\end{align*}
\]
4.2.5.1 Summary

<table>
<thead>
<tr>
<th>IAP, IREC</th>
<th>Mode Name</th>
<th>ILO</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Simple Indirection</td>
<td>$M[IAP.\text{ADDR}]$</td>
</tr>
<tr>
<td>1..31</td>
<td>Indexed Indirection</td>
<td>$M[R[IAP.\text{IREG}] + IAP.\text{ADDR}]$</td>
</tr>
</tbody>
</table>

Table 4-4
Indirect Address Pointer (IAP)
4.2.6 Address Space Switching: The P-bit

Bit zero of fixed-based EWs, variable-based EWs, and IAPs is interpreted as a previous context bit (P-bit). The P-bit specifies the address space that will be used in the computation of an extended operand. The interpretation of the P-bit is always done as the last step of a given phase of address calculation (e.g., it is done just before LO is fetched, and again just before IL0 is fetched in an indirect address calculation). The PREV_MODE, CRNT-MODE, PREV_FILE, CRNT_FILE, and USE_SHADOW_PREV fields of PROCSTATUS determine the effects of the P-bit. (See Section 2.5.1 for a description of PROCSTATUS.)

The purpose of the P-bit is to facilitate communication between a program and the executive. If a (user or executive) program traps, then the P-bit allows the executive routine that handles the trap to access the memory space of the program that trapped. CRNT-MODE (PREV-MODE) indicates whether the current (previous) context is in user or executive mode. CRNT-MODE-O (PREV-MODE=0) means that the current (previous) context is in user mode. CRNT-MODE=1 (PREV-MODE=1) means that the current (previous) context is in executive mode.

P=0 means that the address space being referenced is the same as that selected by CRNT-MODE. It is used by both the executive and the user each to access its own address space. The executive may access operands in the previous address space by using a P-bit equal to 1. If a user (i.e., a program with CRNT-MODE-O) attempts to access the previous address space by using a P-bit equal to 1, a hard trap will occur.

Only one change of address space is allowed in the evaluation of a single operand since this is all that is needed to allow the executive to access the trapping program's address space. Therefore, if a P-bit equal to 1 has already been encountered in an address calculation, encountering another one will cause a hard trap.

Since the interpretation of the P-bit is always done as the last step of the address calculation, if an IAP is fetched from a given address space (either current or previous), then the IREG and ADDR fields are also interpreted as being in that same address space. After all these other fields have been evaluated, the P-bit of the IAP is then interpreted. If IAP. P=0, then the IL0 is fetched from the same address space as the IAP. If IAP. P=1 and the IAP is in the current address space, then the IL0 is fetched from the previous address space. All other cases will hard-trap.

The first instruction below uses the P-bit in the extended word to access the RTB-th single-word in TABLE in the previous address space. The second uses an IAP to achieve the same effect. Note that the @ symbol causes FASM to set the P-bit in the IAP constant, but specifies indirection in the EW.

```
MOV RTA, c!P TABLE (RTB)>
MOV RTA, ce@ TABLE (RTB)!
```
4.2.7 Addressing Restrictions and Exceptions

Without exception, instructions that require \texttt{NEXT(OP)} or \texttt{ADDRESS(OP)} where OP is either a short-constant or a long-constant will hard-trap.

If an instruction requires two \textit{EWS}, the first is used to calculate OP2, and the second to calculate OP1.

All instructions which move addresses (e.g., MOVADR) perform the address interpretation procedure to the point just before the virtual-to-physical translation, and store the resulting 36-bit number (possibly with the P-bit=1) in the destination. See Section 2.3 on virtual-to-physical address translation.

A hard trap will occur if an instruction has a jump destination which is in the previous context. Jumps to registers are undefined.

Note that the PC is a 30-bit positive number (i.e., is zero-filled to the left in indexing). References to register $R[3]$ are interpreted as references to the PC under certain conditions. PC is used instead of $R[3]$ whenever $R[3]$ is specified as an index register within an address calculation. This includes indexing off of $R[3]$ in indirect address pointers (see Section 4.2.5). All other references to $R[3]$ refer to the contents of general-purpose register number 3.

For an instruction to be executable, the two words following the first word of the instruction must be valid instruction words (i.e., they must exist in the address space and be on a page with access mode \texttt{INSTRUCTION}=1). This applies even when those two words are not part of the instruction and even when they cannot possibly be executed as part of any instruction. This is an effect of pipelining.

There are two cases where crossing the memory/register boundary may cause hard traps. Instructions that begin within two single-words of the boundary (inclusive) will cause a hard trap when executed. Instructions that have operands or sequences of operands (e.g., \texttt{NEXT(operand)}) that are addressed in register-direct mode (see Section 4.2.3.1) and that cross the memory/register boundary will cause a hard trap. Operands that are accessed as the first 128 quarter-words of \textit{memory} will never cause a memory/register boundary hard trap (but may cause traps such as alignment error, etc.).
### 4.2.8 Addressing Summary

<table>
<thead>
<tr>
<th>Short-Operand</th>
<th>SO</th>
<th>OD, MODE</th>
<th>OD, F</th>
</tr>
</thead>
<tbody>
<tr>
<td>Register-direct</td>
<td>R[OD,F]</td>
<td>0</td>
<td>0..31</td>
</tr>
<tr>
<td>Short-constant</td>
<td>SIGNED(OD,F)</td>
<td>1</td>
<td>-32..31</td>
</tr>
<tr>
<td>Short-indexed</td>
<td>M[PC+4*SIGNED(OD,F)]</td>
<td>3</td>
<td>-32..31</td>
</tr>
<tr>
<td>Short-indexed</td>
<td>M[R[OD,MODE]+4*SIGNED(OD,F)]</td>
<td>4..31</td>
<td>-32..31</td>
</tr>
</tbody>
</table>

**OD.X = 0**

Table 4-5
Short-Operand Addressing Summary

<table>
<thead>
<tr>
<th>Long-Constant</th>
<th>LO</th>
<th>OD, F</th>
<th>EW extension to double-word</th>
</tr>
</thead>
<tbody>
<tr>
<td>Immediate</td>
<td>SIGNED(EW)</td>
<td>1</td>
<td>right-justified, sign-extended</td>
</tr>
<tr>
<td>Immediate</td>
<td>SIGNED(EW)</td>
<td>2</td>
<td>right-justified, zero-extended</td>
</tr>
<tr>
<td>Immediate</td>
<td>SIGNED(EW)</td>
<td>3</td>
<td>left-justified, low order zero</td>
</tr>
<tr>
<td>Indexed</td>
<td>SIGNED(EW)+R[OD,F-321]</td>
<td>32..63</td>
<td></td>
</tr>
</tbody>
</table>

**OD.X = 1, OD.MODE = 1**

Table 4-6
Long-Constant Addressing Summary
\[ \begin{align*}
\text{LO} & \quad \text{OD. MODE} & \quad \text{OD. F} \\
\text{M}[\text{EW.ADDR} + \text{SO} \times 2\text{EW.S}] = 1,2 & \quad \text{OD. F} \\
\text{M}[\text{EW.ADDR}] & \quad 1 \quad 0
\end{align*} \]

\( \text{OD. X} = 1, \text{EW. V} = 0 \)

Table 4-7
Fixed-Based Addressing Summary

\[ \begin{align*}
\text{LO} & \quad \text{OD. MODE} & \quad \text{OD. F} \\
\text{M}[\text{IAP.ADDR}] & \quad 0 \\
\text{M}[\text{R[IAP.IREG]+IAP.ADDR}] & \quad 1..31
\end{align*} \]

\( \text{EW. I} = 1 \)

Table 4-9
Indirect Addressing Summary
### 4.2.9 FASM Addressing Summary

In the following tables, lower case symbols denote FASM expressions (these tables correspond one-to-one with the previous section).

<table>
<thead>
<tr>
<th><strong>Short-Operand SO</strong></th>
<th><strong>FASM</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>Register-direct $R[r]$</td>
<td>$%r$</td>
</tr>
<tr>
<td>Short-constant $sc$</td>
<td>$*sc$</td>
</tr>
<tr>
<td>Short-indexed $M[PC+4*sc]$</td>
<td>$sc(3)$</td>
</tr>
<tr>
<td>Short-indexed $M[R[r]+4*sc]$</td>
<td>$sc(r)$</td>
</tr>
</tbody>
</table>

$r$ = register 0 .. 31, $sc$ = short constant -32 .. 31

Table 4-10
FASM Short-Operand Addressing Summary

<table>
<thead>
<tr>
<th><strong>Lone-Constant LO (DW)</strong></th>
<th><strong>FASM</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>Immediate $SIGN_EXTEND(lc)\leftrightarrow lc$</td>
<td>$&lt;!S\leftrightarrow lc$</td>
</tr>
<tr>
<td>Immediate $0\leftrightarrow lc$</td>
<td>$&lt;!lc$</td>
</tr>
<tr>
<td>Immediate $lc\leftrightarrow 0$</td>
<td>$&lt;!lc\leftrightarrow 0$</td>
</tr>
<tr>
<td>Indexed $lc+R[r]$</td>
<td>$&lt;!lc&gt;(r)$</td>
</tr>
</tbody>
</table>

$lc$ = long constant (SW), $r$ = register

Table 4-11
FASM Long-Constant Addressing Summary
**Instruction Formats and Addressing Modes**

<table>
<thead>
<tr>
<th>LO</th>
<th>FASM</th>
</tr>
</thead>
<tbody>
<tr>
<td>$M[x+so*2^sh]$</td>
<td>$cx&gt;(so)tsh$</td>
</tr>
<tr>
<td>$M[x]$</td>
<td>$cx&gt;$</td>
</tr>
</tbody>
</table>

$x =$ address, $so =$ short operand, $sh =$ shift 0 . . 3  
(in x: @= indirect, !P = previous context)

Table 4-12
FASM Fixed-Based Addressing Summary

<table>
<thead>
<tr>
<th>LO</th>
<th>FASM</th>
</tr>
</thead>
<tbody>
<tr>
<td>$M[R[r]+x+so*2^sh]$</td>
<td>$cx(r)&gt;&gt;(so)tsh$</td>
</tr>
<tr>
<td>$M[R[r]+x]$</td>
<td>$cx(r)&gt;$</td>
</tr>
</tbody>
</table>

$x =$ offset, $r =$ register, $so =$ short operand, $sh =$ shift 0 . . 3  
(in x: @= indirect, !P = previous context)

Table 4-13
FASM Variable-Based Addressing Summary

<table>
<thead>
<tr>
<th>IL0</th>
<th>FASM</th>
</tr>
</thead>
<tbody>
<tr>
<td>$M[x]$</td>
<td>@x</td>
</tr>
<tr>
<td>$M[R[r]+x]$</td>
<td>@x(r)</td>
</tr>
</tbody>
</table>

$x =$ address, $r =$ register

Table 4-14
FASM Indirect Addressing Summary
5 Instruction Descriptions

The instruction set of the S-1 contains many powerful instructions for manipulating various data types. The instructions are designed to make the implementation of high-level languages easier and more efficient in terms of both storage and speed. The formats for the instructions are described in Section 4.1.

All S-1 instructions are written as an opcode name followed by zero or more modifiers. These modifiers are separated from the opcode field and from each other by the "," character (i.e., \texttt{opcode\{ . modifier\}}). In the instruction descriptions that follow, all the possible values of a modifier-field are listed within curly brackets at the position which they should occur in the instruction. One modifier from each set in the curly brackets must be used. (An exception to this rule is that if precision modifiers are omitted, then single-word precision is assumed.) The order of the modifier-fields is important (e.g., \texttt{MOV.Q.S} is not the same as \texttt{MOV.S.Q}).

Essentially all three-operand instructions that are asymmetric with respect to \texttt{S1} and \texttt{S2} in their operation are provided in reverse form (i.e., where an instruction uses \texttt{S1 operation S2}, the reverse instruction uses \texttt{S2 operation S1}). This is indicated by appending the letter "V" to the end of the opcode name (e.g., \texttt{SUB} and \texttt{SUBV}, or \texttt{SHF} and \texttt{SHFV}). Instructions for commutative operators such as \texttt{ADD} are symmetric in \texttt{S1} and \texttt{S2}, and so need no reverse forms.

Unless otherwise stated, all operands required for the execution of an instruction are \textit{prefetched}, that is, all address computations (including indirection) are done and all operands are available before the operation specified by the instruction is performed and before results are stored.

5.1 Instruction-Execution Sequence

The execution of an instruction can be logically divided into a number of stages which make up the instruction-execution sequence. These stages are described in order in the following paragraphs.

The first stage is concerned with processing interrupts. (See Section 5.16 for a description of the interrupt architecture.) If an interrupt is pending at this time, the interrupt is serviced by jumping to the interrupt handler specified in the appropriate interrupt vector. Return from the interrupt handler restarts the instruction-execution sequence, so that if further interrupts are pending, they will also be serviced. If no interrupts are pending, control passes immediately to the next stage.

The second stage of the instruction-execution sequence processes \textit{trace-traps}. TRACE-PEND is sampled and reset. If a trace-trap is pending (\texttt{TRACEPEND=1}), then a trap occurs and the trace-trap handler is executed. Upon return, the trapping instruction is restarted from the beginning. Interrupts are processed again. The TRACE-PEND flag is sampled again, but unless the trace-trap handler changed the saved PROCSTATUS, TRACE-PEND is necessarily zero, since was reset before the trace-trap began. If a trace-trap is not pending (\texttt{TRACEPEND=0}), control passes to the next stage.
Before-instruction exceptions are handled in the third stage. These include exceptions such as page-faults and illegal memory-access traps that can be detected before instruction execution has begun. If any before-instruction exception is detected, the exception is handled, and when the exception handler returns, control is passed back to the beginning of the first stage. Interrupts are processed again. The TRACE-PEND flag is sampled again, but unless the exception handler changed the saved PROCSTATUS, TRACE-PEND is (again) necessarily zero. Thus, repeated before-instruction exceptions can occur without causing superfluous trace-traps.

The fourth stage of instruction execution simply saves the value of TRACE-ENB for use after the part of instruction execution which may change PROCSTATUS. We call this saved value $\text{TRACE\_ENB}_{\text{OLD}}$.

During the fifth stage of instruction execution, the instruction body is executed, possibly affecting the user state.

Some lengthy instructions are interruptable. Interrupts occurring within interruptable instructions save INSTRUCTION-STATE (an otherwise inaccessible hardware register) on the stack. The saved INSTRUCTION-STATE allows the interrupted instruction to restart at the proper point when the interrupt handler returns. A zero value for INSTRUCTION-STATE means that the instruction body has not begun execution, i.e., that the instruction can be restarted from the beginning.

In the sixth stage of instruction execution, TRACE-PEND is set to $\text{TRACE\_PEND} \vee \text{TRACE\_ENB}_{\text{OLD}}$. Thus, if tracing was enabled when this instruction commenced (or if this instruction itself sets TRACE-PEND), a trace-trap will occur after this instruction completes (i.e., at the beginning of the next instruction). Hence, the trace-trap handler receives a trap after the last instruction in a sequence of instructions to be traced, as well as before the first instruction in the sequence.

After-instruction exceptions such as integer overflow are handled in the seventh and last stage of instruction execution. If the handler of an after-instruction exception restarts the instruction (which will not normally be the case), another trace-trap may occur immediately (depending upon the value of TRACE-PEND). A second trace-trap is appropriate in this case, since 'the instruction is actually being executed twice.
The formal description of the above instruction-execution sequence for a single S-1 processor (S-1 Uniprocessor) is shown below.

define S-1 Uniprocessor
  do forever
    program-counter ← pc-nxt-instr next .
    Check-Interrupts next
    if Trace-Trap--Pending
      then Trace-Trap
    else Fetch-Instruction-Word next
      Decode-Opcode
    fi next
    Trace-Trap-Pending ← Trace-Trap-Pending v Trace-Trap-Enable
  reverof od;
5.2 Integer

5.2.1 Signed Integer

Signed integer instructions operate upon the signed integer data type (see Section 3.2). The instructions perform addition, subtraction, multiplication, integer division, remainder, and modulus functions. Negation, absolute value, min, and max are also provided. Non-commutative operations such as subtraction are provided in both normal and reverse forms. These reverse instructions are indicated by a "V" as the last character of the opcode string. (e.g., SUB becomes SUBV). Instructions that allow extended-precision operations (e.g., multiplying two single-word integers and producing a double-precision result) have an "L" as either the last or penultimate character of the opcode.

Two different remainder functions are provided: \(\text{rem}\) and \(\text{mod}\). The result of \(\text{mod}\) has the same sign as the divisor of the operation (or is zero), whereas the result of \(\text{rem}\) has the same sign as the dividend (or is zero). In both cases, however,

\[
\text{DIVIDEND} = (\text{DIVISOR} \times \text{QUOTIENT}) + \text{REMAINDER}
\]

and

\[
\text{ABS(REMAINDER)} < \text{DIVISOR}
\]

For example, \(-5 \mod 3 = 1\) (\(\text{QUOTIENT}_{\text{mod}} = -2\)) while \(-5 \text{rem} 3 = -2\) (\(\text{QUOTIENT}_{\text{rem}} = -1\)).

Integer division (\text{QUO}, \text{DIV}, etc.) produces \(\text{QUOTIENT},...,\) not \(\text{QUOTIENT}_{\text{mod}}\). For example, the result of \((-1)/2\) is zero, not -1. The SHFA.RT instruction can be used to produce \(\text{QUOTIENT}_{\text{mod}}\) in the case that the divisor is a power of two. By contrast, the QUO2 series of instructions produces \(\text{QUOTIENT},...,\) like all QUO instructions. This may all be summarized by noting that QUO and DIV instructions always round the quotient towards zero, while SHFA.RT rounds towards negative infinity. (See Section 5.7 for shift instructions.)

Section 5.2.3 describes the possible side effects of signed-integer instructions (\text{CARRY}, \text{INT.OVFL}, and \text{INT.Z.DIV}).
ADD

Instruction: ADD {Q,H,S,D}
Class: TOP

Purpose: DEST = S1 + S2. The integer sum of S1 and S2 is stored in DEST.

Side Effects: CARRY, INT_OVFL

Precision: S1, S2, and DEST all have the precision specified by the modifier.

Formal Description:

```
define ADD.p:qhsd = TOP {p; p; p} Add(s1, s2) → sum, c, ov next
Int_Overflow? nextS-1
(dest ← sum also Carry ← c);
```

Carry is set by the following instruction. Note that 777 has the signed interpretation -1 and the unsigned interpretation 2^9 - 1.

```
ADD Q RTA, #c3333, #c7777 ;RTA=332
```
ADDCC

Instruction: ADDC . {Q,H,S,D} Integer add with carry

Class: TOP

Purpose: DEST=S1+S2+CARRY

Side Effects: CARRY, INT_OVFL

Precision: S1, S2, and DEST all have the precision specified by the modifier.

Formal Description:

\[
\text{define ADDC.}p:qhsd \quad \text{TOP} \quad [p;p;p] \text{Add With Carry}(S1, s2, Carry) \rightarrow \text{sum, c, ov next}
\]

\[
\text{Int_Overflow? next}
\]

\[
(\text{dest} \leftarrow \text{sum also Carry} \leftarrow \text{c});
\]

Carry is set after the execution of the first instruction, and cleared after the second.

\[
\text{ADD.} Q \text{RTA}, #<666>, #<777> \quad ; \text{RTA}=665
\]

\[
\text{ADDC.} Q \text{RTA,RTA,} #1 \quad ; \text{RTA}=667
\]

The following adds two long integers at X and Y represented as a pair of DWs with the low-order DW having the higher address. The result is stored in X and NEXT(X).

\[
\text{ADD.D} \quad X+10, Y+10
\]

\[
\text{ADDC.D} \quad X, Y
\]

Similarly, suppose that NUM1 and NUM2 are two blocks of single-words, each of length N (N &gt; 2) and representing an N-word integer, with lower-order words having higher addresses. These can be added and the result stored in an (Nt1) -word block NUM3 in this manner:
Instruction: **SUB. {Q,H,S,D}**

Class: TOP

Purpose: DEST-S1-S2

Side Effects: CARRY, INT_OVFL

Precision: S1, S2, and DEST all have the precision specified by the modifier.

Formal Description:

```
define SUB. p:qhsd = TOP {p;p;p} Subtract(S1,s2) → dif, c, ov next
Int_Overflow? next
(dest = dif also Carry ← c);
```

This example subtracts 1 from -1 to obtain -2. After execution, CARRY is set, INT_OVFL is clear, and RTA contains -2.

```
SUB RTA,#-1,#1 ;RTA=-2
```

...
SUBV

Instruction: $\text{SUBV. \{Q,H,S,D\}}$

Class: TOP

Purpose: $\text{DEST} \leftarrow \text{S2} - \text{S1}$

Side Effects: CARRY, INT_OVFL

Precision: $\text{S1, S2, and DEST all have the precision}$ specified by the modifier.

Formal Description:

```plaintext
define SUBV, p: qhsd = TOP (p; p) Subtract (s2, s1) → dif, c, ov
next
Int_Overflow? next
(dest ← dif also Carry ← c);   
```

The long constant below is a SW minus one in signed interpretation.

```plaintext
SUBV RTA, #c7777777777777777, #1 ; RTA=+2
```
SUBC

Instruction: SUBC \( \{Q,H,S,D\} \)

Class: TOP

Integer subtract with carry

Purpose: \( \text{DEST} + S1 - S2 - 1 + \text{CARRY} \)

Side Effects: CARRY, INT_OVFL

Precision: \( S1, S2, \) and DEST all have the precision specified by the modifier.

Formal Description:

\[
\text{define SUBC.} \quad \top \{p; p; p\} \quad \text{Subtract-With-Carry} \quad (S1, S2, \text{Carry}) \rightarrow \text{dif}, c, \text{ov} \quad \text{next}
\]

\[
\quad \text{Int_Overflow} \quad \text{next}
\]

\[
\quad \text{(dest} \leftarrow \text{dif also Carry} \leftarrow c)\;
\]

Let X and Y be two pairs of DWs representing a long integer with the low-order DW having the lower address. The following sets X to the difference of X and Y.

\[
\text{SUB.0 X,Y}
\]

\[
\text{SUBC.D X+10, Y+10}
\]
SUBCV

Instruction: \textbf{SUBCV. \{Q,H,S,D\}}

Class: TOP  \hspace{2cm} \text{Integer subtract with carry reverse}

Purpose: DEST+S2-S1-I+CARRY

Side Effects: CARRY, INT_OVFL

Precision: S1, S2, and DEST all have the precision specified by the modifier.

Formal Description:

\begin{verbatim}
define SUBCV. p:qh1d: TOP [p; p; p] Subtract-With-Carry (s2, S1, Carry) \rightarrow dif, c, ov next
next Int_Overflow?

(dest \leftarrow dif also Carry + c);
\end{verbatim}

The following illustrates SUBCV.

\begin{verbatim}
SUB RTA, #2, #1 ;RTA=+1, carry clear
SUBCV RTA, #2, RTA ;RTA=-2, carry set
\end{verbatim}
MULT

Instruction: MULT . \{Q,H,S,D\} 
Class: TOP 

Purpose: DEST+LOW_ORDER(S1*S2) 

Side Effects: INT-OVFL 

Precision: S 1, S2, and DEST all have the precision specified by the modifier.

INT-OVFL is set by the following instruction which multiplies 333 octal by 3, giving a result larger than can fit in nine bits: 1221 octal.

MULT,Q RTA,#<333>,#3 ;RTA=221
MULTL

Instruction: \texttt{MULTL \{Q,H,S\}}

Class: TOP

Purpose: \texttt{DEST=S1* S2}

Precision: \texttt{S1} and \texttt{S2} have the same precision as the modifier. \texttt{DEST} has a precision \textit{twice} that of the modifier.

The following instruction does not set INT,OVFL since the result fits in a halfword.

\begin{verbatim}
  MUL\texttt{TL.Q RTA,\#c3333,\#3 \textbar RTA=001221}
\end{verbatim}
Instruction: **QUO . {Q,H,S,D}**

Class: TOP

Purpose: DEST=S1/S2. QUO rounds its result towards zero.

Side Effects: INT_OVFL, INT_Z_DIV

Precision: S 1, S2, and DEST all have the precision specified by the modifier.

The following illustrates a simple quotient calculation.

```
QUO.Q RTA,#<345>,#3 ;RTA=114
```
QUOV

Instruction: QUOV . {Q,H,S,D}
Class: TOP

Purpose: DEST=S2/S1 QUOV rounds its result towards zero.

Side Effects: INT_OVFL, INT_Z_DIV

Precision: S1, S2, and DEST all have the precision specified by the modifier.

The following illustrates a quotient calculation.

```
  QUOV.Q RTA, #c114c,#c345c  ;RTA=3
```

Integer quotient reverse
QUOL

Instruction: QUOL \{Q,H,S\}
Class: TOP

Purpose: \texttt{DEST} \rightarrow S1/S2. QUOL rounds its result towards zero.

Side Effects: INT OVFL, INT Z DIV

Precision: S1, NEXT(S1), S2, DEST have the same precision as the modifier. S1 has a precision twice that of the modifier.

The following illustrates taking a quotient with a long dividend.

\texttt{QUOL Q RTA, \#1221>\#3 ;RTA=333}
QUOLV

Instruction: \texttt{QUOLV} \{Q,H,S\}

Class: TOP

Purpose: \texttt{DEST=S2/S1}. QUOLV rounds its result towards zero.

Side Effects: INT-OVFL, INT-Z_DIV

Precision: \texttt{S1} and DEST have the same precision as the modifier. \texttt{S2} has a precision \textit{twice} that of the modifier.

The following illustrates taking a quotient with a long dividend.

\begin{verbatim}
QUOLV.Q RTA,#c333c,#c1221c ;RTA=3
\end{verbatim}
**QUO2**

**Instruction:** QUO2 \{Q,H,S,D\}  
**Class:** TOP  
**Integer quotient by power of 2**

Purpose: \texttt{DEST}+:\texttt{S1}/2^{\texttt{S2}}. QUO2 rounds its result towards zero. The \texttt{SHF.RT} instruction may be used to divide by a power of two, rounding towards negative infinity. \texttt{S2} may be negative, in which case a multiplication by a positive power of two is performed.

Side Effects: INT-OVFL (INT-OVFL is not set during the 2^{\texttt{S2}} portion of the operation. This exponentiation is done with unlimited precision.)

Precision: \texttt{S1, S2, and DEST} all have the precision specified by the modifier.

The following divides -3 by +2, giving a different result than \texttt{SHF.RT} with the same operands.

\[
\text{QUO2 RTA, \#-3, \#1 ; RTA=-1}
\]
Instruction: `QU02V . {Q,H,S,D}

Class: TOP

Integer quotient by power of 2 reverse

Purpose: `DEST+S2/2^S1`.

`QU02V` rounds its result towards zero. The `SHFAV.RT` instruction may be used to divide by a power of two, rounding towards negative infinity. `S1` may be negative, in which case a multiplication by a positive power of two is performed.

Side Effects: INT-OVFL (`INT_OVFL` is not set during the $2^{S1}$ portion of the operation. This exponentiation is done with unlimited precision.)

Precision: `S1`, `S2`, and `DEST` all have the precision specified by the modifier.

The second instruction illustrates the use of negative shifts.

```
QU02V RTA,#1,#-2 ;RTA=-1
QU02V RTA,RTA,#1 ;RTA=2
```
Instruction: **QU02L. \{Q,H,S\}**

Class: TOP  

Integer quotient by power of 2 long

Purpose: \( \text{DEST} - S1 / 2^{S2} \). QU02L rounds its result towards zero. \( S2 \) may be negative, in which case a multiplication by a positive power of two is performed.

Side Effects: INT-OVFL (INT-OVFL is not set during the \( 2^{S2} \) portion of the operation. This exponentiation is done with unlimited precision.)

Precision: \( S2 \) and DEST have the same precision as the modifier. \( S1 \) has a precision twice that of the modifier.

The following divides the long operand by 16 (decimal).

\[
\text{QU02L}.Q \ RTA,#c1221>,,#4;RTA=51
\]
Instruction: **QUO2LV** *(Q,H,S)*  
Class: TOP  
Integer quotient by power of 2 long reverse

**Purpose:** DEST- S2/2^S1. QUO2LV rounds its result towards zero. S1 may be negative, in which case a multiplication by a positive power of two is performed.

**Side Effects:** INT-OVFL (INT-OVFL is not set during the 2^S1 portion of the operation. This exponentiation is done with unlimited precision.)

**Precision:** S I and DEST have the same precision as the modifier. S2 has a precision twice that of the modifier.

In the first instruction RTA is to be interpreted as a HW destination. In the second instruction RTA is to be interpreted as a QW destination, a QW shift argument, and a HW operand, respectively. Note that the second instruction leaves the contents of RTA unchanged (independent of its interpretation).

\[
\text{QUO2LV.H RTA, #-11, #11 ;RTA=11000 (HW)}
\]
\[
\text{QUO2LV.Q RTA, RTA, RTA ;RTA=11 (QW)}
\]
REM

Instruction: **REM . (Q,H,S,D)**

Class: TOP  

**Purpose:** **DEST-S1remS2.** The result is the remainder produced by a division that rounds towards zero (as in the QUO instruction). The result (DEST) has the same sign as the dividend (S1), or is zero. Note that the MOD function provided in many high-level languages such as PASCAL actually performs the REM operation, not the MOD operation.

**Side Effects:** **INT.Z.DIV**

**Precision:** S1, S2, and DEST all have the precision specified by the modifier.

The following illustrate the results of various combinations of signs.

```
REM.Q RTA,#5,#3 ;RTA=2  
REM.Q RTA,#5,#-3 ;RTA=2  
REM.Q RTA,#-5,#3 ;RTA=-2  
REM.Q RTA,#-5,#-3 ;RTA=-2
```
REMV

Instruction:  **REMV . \{Q,H,S,D\}**

Class: TOP

Integer remainder reverse

Purpose:  **DEST=S2 \text{rem} S1.** The result is the remainder produced by a division that rounds towards zero (as in the QUOV instruction). The result (DEST) has the same sign as the dividend (S2), or is zero. Note that the MOD function provided in many high-level languages such as PASCAL actually performs the REM operation, not the MOD operation.

Side Effects: **INT_Z_DIV**

Precision: S 1, S2, and DEST all have the precision specified by the modifier.

The following illustrate the results of various combinations of signs.

```
REMV.Q RTA,#3,#5 ;RTA=2
REMV.Q RTA,H-3,#5 ;RTA=2
REMV.Q RTA,#3,#-5 ;RTA=-2
REMV.Q RTA,#-3,#-5 ;RTA=-2
```
REML

Instruction: \texttt{REML \{Q,H,S\}}

Class: TOP

Purpose: \texttt{DEST-S1 rem S2}. The result is the remainder produced by a division that rounds towards zero (as in the QUOL instruction). The result (DEST) has the same sign as the dividend (SI), or is zero. Note that the MOD function provided in many high-level languages such as PASCAL actually performs the REM operation, not the MOD operation.

Side Effects: \texttt{INT.Z.DIV}

Precision: \texttt{S2} and DEST have the same precision as the modifier. \texttt{SI} has a precision twice that of the modifier.

The following illustrates the remainder using a long dividend.

\begin{verbatim}
REML, Q RTA, #c123456, #c300~ ;RTA=245
\end{verbatim}
REMLV

Instruction: \textbf{REMLV . \{Q,H,S\}}

Class: TOP

\begin{itemize}
  \item Integer remainder
  \item long
  \item reverse
\end{itemize}

Purpose: \texttt{DEST$\leftarrow$S2 \texttt{rem} S1}. The result is the remainder produced by a division that rounds towards zero (as in the QUOLV instruction). The result (DEST) has the same sign as the dividend (S2), or is zero. Note that the MOD function provided in many high-level languages such as PASCAL actually performs the REM operation, not the MOD operation.

Side Effects: \texttt{INT.Z.DIV}

Precision: S1 and DEST have the same precision as the modifier. S2 has a precision twice that of the modifier.

The following illustrates a remainder using a long dividend.

\begin{verbatim}
REMLV. Q RTA, #c300>,#c12345> ;RTA=245
\end{verbatim}
Instruction: **MOD**.\{Q,H,S,D\}

Class: TOP

**MOD**

Integer modulus

**Purpose:** \(\text{DEST} = S1 \mod S2\). The result is the remainder produced by a division that rounds towards negative infinity. The result (DEST) has the same sign as the divisor (S2), or is zero. Hence when the divisor is positive the result is the number-theoretic reduction of S1 in the modulus S2. Note that the MOD function provided in many high-level languages such as PASCAL actually performs the REM operation, not the MOD operation.

**Side Effects:** \texttt{INT.Z.DIV}

**Precision:** S1, S2, and DEST all have the precision specified by the modifier.

The following illustrates the result of various combinations of signs.

\[
\begin{align*}
\text{MOD}.Q \text{ RTA}, #5, #3 &; \text{RTA}=2 \\
\text{MOD}.Q \text{ RTA}, #5, #-3 &; \text{RTA}=-1 \\
\text{MOD}.Q \text{ RTA}, #-5, #3 &; \text{RTA}=1 \\
\text{MOD}.Q \text{ RTA}, #-5, #-3 &; \text{RTA}=-2
\end{align*}
\]
MODV

Instruction: \textbf{MODV} \{Q,H,S,D\}

Class: TOP

\textbf{Integer modulus reverse}

Purpose: DESTcS2 \mod S1. The result is the remainder produced by a division that rounds towards negative infinity. The result (DEST) has \textbf{the same sign as the divisor (S1)}, or is zero. Hence when the divisor is positive the result is the \textbf{number-theoretic reduction of S2 in the modulus S1}. Note that the \textbf{MOD function provided in many high-level languages} such as PASCAL actually performs the \textbf{REM operation}, not the MOD operation.

Side Effects: INT \textbf{Z DIV}

Precision: S 1, S2, and DEST \textbf{all have the precision} specified by the modifier.

The following illustrates the result of various \textbf{combinations} of signs.

\begin{verbatim}
MODV.Q RTA,#3,#5 ;RTA=2
MODV.Q RTA,#-3,#5 ;RTA=-1
MODV.Q RTA,#3,#-5 ;RTA=1
MODV.Q RTA,#-3,#-5 ;RTA=-2
\end{verbatim}
MODL

Instruction: MODL . (Q,H,S)

Class: TOP

Purpose: DEST = S1 mod S2. The result is the remainder produced by a division that rounds towards negative infinity. The result (DEST) has the same sign as the divisor (S2), or is zero. Hence when the divisor is positive the result is the number-theoretic reduction of S1 in the modulus S2. Note that the MOD function provided in many high-level languages such as PASCAL actually performs the REM operation, not the MOD operation.

Side Effects: INT.Z.DIV

Precision: S2 and DEST have the same precision as the modifier. S1 has a precision twice that of the modifier.

The following illustrates the modulo operation using a tong dividend.

```
MODL.Q RTA,#<12345>,,#<300>;RTA=245
```
MODLV

Instruction: **MODLV . {Q,H,S}**
Class: TOP

Purpose: **DEST·S2 mod S1.** The result is the remainder produced by a division that rounds towards negative infinity. The result (DEST) has the same sign as the divisor (S1), or is zero. Hence when the divisor is positive the result is the number-theoretic reduction of S2 in the modulus S1. Note that the MOD function provided in many high-level languages such as PASCAL actually performs the REM operation, not the MOD operation.

Side Effects: **INT-Z-DIV**

Precision: S1 and DEST have the same precision as the modifier. S2 has a precision twice that of the modifier.

The following illustrates the modulo operation using a long dividend.

```
MODLV.Q RTA,#e3000,#e123450 ;RTA=245
```
DIV

Instruction: \texttt{DIV . \{Q,H,S,D\}}

Class: \texttt{TOP} \hspace{1cm} Integer divide

Purpose: \texttt{DEST=S1/S2;NEXT(DEST)=S1 \text{rem} S2}. DIV is like doing both a QUO instruction and a REM instruction.

Side Effects: \texttt{INT\_OVFL, INT\_Z\_DIV}

Precision: \texttt{S1, S2, DEST, and NEXT(DEST)} all have the same precision as the modifier.

The following produces a quotient-remainder result.

\[ \text{DIV.Q RTA,#c345>,#3 ;RTA=114001 (two QWQ)} \]
DIVV

Instruction: \textbf{DIVV} \{Q,H,S,D\}

Class: TOP \hspace{2cm} Integer divide reverse

Purpose: DEST=S2/S \textbf{1}; NEXT(DEST)=S2 \textbf{rem} Si. DIVV is like doing both a QUOV instruction and a REMV instruction.

Side Effects: INT_OVFL, INT_Z_DIV

Precision: Si, S2, DEST, and NEXT(DEST) \textbf{ail have the same} precision as the modifier.

The following produces a quotient-remainder result.

\begin{verbatim}
DIVV.Q RTA,#3,#c345> ;RTA=114001 (two QWs)
\end{verbatim}
DIVL

Instruction: **DIVL**. (Q,H,S)

Class: T O P

Integer divide long

Purpose: **DEST+S1/S2;NEXT(DEST)+S1**rem S2. DIVL is like doing both a QUOL instruction and a REML instruction.

Side Effects: INT_OVFL, INTZDIV

Precision: **S2**, **DEST**, **NEXT(DEST)** have the same precision as the modifier. **S1** has a precision *twice* that of the modifier.

The following produces a quotient-remainder for a long operand.

```
DIVL.Q RTA,#c12345>,#c300> ;RTA=33245 (two QWs)
```
DIVLV

Instruction: **DIVLV .{Q,H,S}**

Class: TOP

**Purpose:** DEST=S/S 1; NEXT(DEST)-S2 \(\text{rem} \) S 1. DIVLV is like doing both a QUOLV instruction and a REMLV instruction.

**Side Effects:** INT_OVFL, INTZDIV

**Precision:** S I, DEST, NEXT(DEST) have the same precision as the modifier. S2 has a precision twice that of the modifier.

The following produces a quotient-remainder for a long operand.

\[
\text{DIVLV.Q RTA, } \#\langle 300 \rangle, \#\langle 12345 \rangle \quad ; \text{RTA=}33245 \text{ (two QWs)}
\]
INC

Instruction: **INC . \{Q,H,S,D\}**

Class: XOP

Purpose: OP 1+OP2+ 1

Side Effects: CARRY, INT_OVFL

Precision: OP 1 and OP2 have the same precision as the modifier.

Formal Description:

```
define INC . p:ghsd = XOP \{p;pl \}
Add(op2, 1) \rightarrow sum, c, ov next
Int_Ovfl? next
(op1 \leftarrow sum also Carry+c);
```

The following adds one to RTA.

```
INC RTA,RTA  ;RTA+RTA+1
```

FASM allows this instruction to be abbreviated simply to:

```
INC RTA  ;RTA is both source and destination
```
DEC

Instruction: DEC.{Q,H,S,D}
Class: XOP 

Purpose: OP1-OP2-1

Side Effects: CARRY, INT OVFL

Precision: OP 1 and OP2 have the same precision as the modifier.

Formal Description:

```
define DEC. p; qhsd = XOP [p;p] Subtract (op2,1) -> dif , c, ov next
               Int_Overflow? next
               (op1 = dif also Carry = c);
```

1. The following subtracts one from RTA.
   
   DEC RTA ; RTA-RTA-1

   This instruction subtracts one from BAR and puts the result in FOO.

   DEC FOO,BAR ; FOO+BAR-1

 Integer decrement
TRANs

Instruction: \textsc{TRANS} \{Q,H,S,D\} \cdot \{Q,H,S,D\}

Class: XOP

Purpose: \textsc{OP1}=$\text{SIGN\_EXTEND(\text{OP2})}$. Take the integer specified by \text{OP2} and sign-extend it to make it an integer of the precision of the first modifier. Store the result in \text{OP1}. More precisely, \text{OP2} is sign-extended if \text{OP1} is longer than \text{OP2}. It is unchanged if \text{OP1} and \text{OP2} are the same length (in which case \text{TRANS} behaves just like \text{MOV}). If \text{OP1} is shorter than \text{OP2}, then a “sign-compressed” copy of \text{OP2} is stored in \text{OP1}, provided the correct numerical value of \text{OP2} can be expressed in the precision of \text{OP1}; if it cannot, \text{INT-OVFL} is signalled.

Side Effects: \text{INT-OVFL}

Precision: \text{OP1} has the precision of the first modifier and \text{OP2} has the precision of the second modifier.

The second instruction illustrates the sign-extension of \text{TRANS}.

\begin{verbatim}
MOV H.Q RTA, #-1 ; RTA=$000777$ (HW)
TRANS H.Q RTA, #-1 ; RTA=$777777$ (HW)
\end{verbatim}
**NEG**

**Instruction:** \( \text{NEG.}\{Q,H,S,D\} \)

Class: XOP  

Purpose: OP \text{two's-complement}(OP2)  

Side Effects: CARRY, INT_OVFL  

Precision: OP 1 and OP2 \text{have the same} precision as the modifier.  

Formal Description:

```plaintext
\text{define NEG. } p:qhsd = \ XOP\{p;pl\}  
\text{Subtract } (0,op2) \rightarrow \text{dif, c, ov next}
\text{Int_Overflow? next}
\text{Carry next (op2 \leftarrow \text{dif also Carry \leftarrow c);}
```

The following negates the value in RTA.

```
\text{NEG RTA} \quad ;\text{RTA} \leftarrow \text{RTA}
```

This piece of code jumps to \text{TWOPOWER} if the non-negative single-word integer in HUNOZ is an exact power of two (where zero is considered to be such a power).

```
\text{NEG RTA, HUNOZ} \quad ;\text{RTA} \leftarrow \text{HUNOZ}
\text{ANOCT RTA, HUNOZ} \quad ;\text{RTA} \leftarrow \text{one's-complement(RTA) \& HUNOZ}
\text{JMPZ.EQL RTA, TWOPOWER} \quad ;\text{jump if RTA now is zero}
```

The \text{BITCNT} instruction can be used to do the same thing if zero is not to be considered a power of two.
Instruction: **ABS. (Q,H,S,D)**

Class: XOP

Purpose: OP 1→abs(OP2)

Side Effects: CARRY, INT_OVFL

Precision: OP 1 and OP2 have the same precision as the modifier.

Formal Description:

```plaintext
define ABS, p:qhsd X O P [p; q] if op2 ≥ 0 then (op1 = op2 also Int_Ovfl = 0) else Subtract (0, op2) = dif, c, ov next Int_Overflow? next op2 = dif fi;
```

The following takes the absolute value of RTB and puts it in RTA.

```
ABS RTA, RTB ;|RTA+RTB|
```
Instruction: \( \text{MIN} \cdot \{Q,H,S,D\} \)

Class: TOP

Integer minimum.

Purpose: \( \text{DEST} = \text{min}(S_1, S_2) \). The smaller of the signed integers \( S_1 \) and \( S_2 \) is placed in \( \text{DEST} \).

Precision: \( S_1, S_2, \) and \( \text{DEST} \) all have the precision specified by the modifier.

Formal Description:

\[
\text{define MIN. } \text{p;ghsd} \text{ TOP [p;p;]} \text{ dest } = (\text{if } S_1 < S_2 \text{ then } S_1 \text{ else } S_2 \text{ } \text{fi);}
\]

The following sets RTA to 0 if RTA is negative.

\[
\text{MIN RTA,RTA,#0}
\]
MAX

Instruction: MAX \( \{Q,H,S,D\} \)
Class: TOP  \hspace{1cm} \text{Integer maximum}

Purpose: \(\text{DEST} \leftarrow \text{max}(S_1, S_2)\). The larger of the signed integers \(S_1\) and \(S_2\) is placed in DEST.

Precision: \(S_1, S_2,\) and DEST all have the precision specified by the modifier.

Formal Description:

\[
\text{define MAX. } p:qhsd= \text{TOP}[p;p;] \text{ dest } \leftarrow \text{if } S_1 > S_2 \text{ then } S_1 \text{ else } S_2\text{ fi};
\]

The following sets RTA to 100 if RTA is greater than 100.

\[
\text{MAX RTA,RTA,#c100.}
\]
5.2.2 Unsigned Integer

Unsigned integer instructions operate upon the unsigned integer data type (see Section 3.2). The instructions perform unsigned multiplication and unsigned integer division. Instructions that allow extended-precision operations (e.g., multiplying two single-word integers and producing a double-precision result) have an "L" as the last character of the opcode.

These instructions were designed to be used for arithmetic on numbers of arbitrarily great precision (as exemplified by “bignums” in MacLISP). Note that ADD and SUB work correctly for bignum arithmetic.

Section 5.2.3 describes the possible side effects of unsigned-integer instructions (INT_OVFL and INTZDIV).
UMULT

Instruction: **UMULT . {Q,H,S,D}**
Class: TOP

Unsigned integer multiply

Purpose: Do an unsigned multiplication of $S1$ and $S2$ and place the low-order {quarter, half, single, double}-word of the result in DEST.

Side Effects: INT-OVFL

Precision: $S1$, $S2$, and DEST all have the precision specified by the modifier.

The following instruction puts the low order QW of the unsigned square of $2^9 - 1$ in RTA. This value is the low-order nine bits of $2^{8 \times 10}$, that is, 001. Since the full result is greater than $2^9 - 1$, INT-OVFL is also set.

**UMULT . Q RTA,??77,??77**

The only difference between UMULT and MULT is that UMULT sets INT-OVFL whenever MULT does, and, in addition, whenever the high order bit of one of its operands is set, and the (unsigned) magnitude of the other operand is greater than unity.
**UMULTL**

*Instruction: UMULTL \( \langle Q,H,S \rangle \)

*Class: TOP

Unsigned integer multiply long

*Purpose:* Do an unsigned multiplication of \( S_1 \) and \( S_2 \) and place the result in \( \text{DEST} \).

*Precision:* \( S_1 \) and \( S_2 \) have the same precision as the modifier. \( \text{DEST} \) has a precision twice that of the modifier.

The following instruction puts the unsigned square of \( 2^{9-1} \) in \( \text{RTA} \). This value is \( 2^{18-2^{10}+1} \), that is, 776001.

\[
\text{UMULTL} \ Q \ RTA,\ ?777,\ ?777
\]
UDIV

Instruction: **UDIV. \{Q,H,S,D\}**

Class: TOP  
Unsigned integer divide

Purpose: The result of unsigned, integer division, \( S_1/S_2 \), is placed in \( \text{DEST} \). The unsigned, integer remainder, \( S_\text{rem} \), is placed in \( \text{NEXT} \( \text{DEST} \)).

Side Effects: \text{INT\_OVFL,INT\_Z\_DIV}

Precision: \( S_1, S_2, \text{DEST}, \) and \( \text{NEXT}(\text{DEST}) \) all have the same precision as the modifier.

The following sets RTA to the unsigned quotient-remainder of \( 2^9 - 3 \) divided by twenty-two.

\[
\text{UDIV.Q RTA,775,726 : } \text{RTA=027003 (two QWs)}
\]
**UDIVL**

Instruction: **UDIVL . (Q,H,S)**

Class: TOP

Unsigned integer divide long

Purpose: The result of unsigned, integer division, $S1/S2$, is placed in DEST. The unsigned, integer remainder, $S1 \mod S2$, is placed in $\text{NEXT(DEST)}$.

Side Effects: INT-OVFL, INTZDIV

Precision: $S2$, DEST, and $\text{NEXT(DEST)}$ all have the same precision as the modifier. $S1$ has a precision twice that of the modifier.

The following sets RTA to the unsigned quotient-remainder of 377377 (octal) divided by 777 (octal).

```
UDIVL, Q, RTA; ?377377, ?777 ; RTA=377776 (two QWs)
```
5.2.3 **Instruction** Side Effects

USER-STATUS records three types of side effects that can occur during the execution of an integer instruction. (See Section 2.52 for a description of USER-STATUS.) They are: CARRY, \texttt{INT\_OVFL} (integer overflow), and \texttt{INT\_Z\_DIV} (divide-by-zero). All of these bits in USER-STATUS are not sticky, that is, if an instruction can set one of these bits, it must either set or clear that bit.

### 5.2.3.1 CARRY

For each instruction shown, \texttt{USER\_STATUS.\_CARRY} is set if the following formula is true with the indicated substitutions. CARRY is cleared if the formula is false. \texttt{\_C\_IN} refers to the state of CARRY at the beginning of the instruction (used in ADDC, SUBC, and SUBCV).

\[
\text{CARRY} = (X_1 < 0 \land X_2 < 0) \lor [(X_1 < 0 \lor X_2 < 0) \land (X_1 + X_2 + X_3 \geq 0)]
\]

In the following table, the result of the instruction equals \(X_1 + X_2 + X_3; \sim\) means \textit{one's-complement}; and \(-1\) is the two's-complement of 1.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>(X_1)</th>
<th>(X_2)</th>
<th>(X_3)</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD</td>
<td>S1</td>
<td>s2</td>
<td>0</td>
</tr>
<tr>
<td>ADDC</td>
<td>S1</td>
<td>s2</td>
<td>C-(____IN)</td>
</tr>
<tr>
<td>SUB</td>
<td>S1</td>
<td>\sim S2</td>
<td>1</td>
</tr>
<tr>
<td>SUBV</td>
<td>\sim S1</td>
<td>s2</td>
<td>1</td>
</tr>
<tr>
<td>SUBC</td>
<td>S1</td>
<td>\sim S2</td>
<td>C-(____IN)</td>
</tr>
<tr>
<td>SUBCV</td>
<td>\sim S1</td>
<td>s2</td>
<td>C-(____IN)</td>
</tr>
<tr>
<td>INC</td>
<td>-1</td>
<td>OP2</td>
<td>0</td>
</tr>
<tr>
<td>DEC</td>
<td>0</td>
<td>\sim OP2</td>
<td>1</td>
</tr>
<tr>
<td>NEG</td>
<td>0</td>
<td>\sim OP2</td>
<td>1</td>
</tr>
<tr>
<td>ABS</td>
<td>0</td>
<td>\sim OP2</td>
<td>1</td>
</tr>
</tbody>
</table>

Table 5-1

Conditions for setting CARRY

No other instructions change CARRY.

For example, the following instruction sets CARRY.

\[
\text{INC RTA,} \#-1 ; \text{RTA}+8
\]
5.2.3.2 INT_OVFL

USER-STATUS. INT_OVFL is set when the result of an operation will not fit in the destination, that is, if the destination precision is \(\{Q,H,S,D\}\), then overflow occurs if the result is not between \(-2^{63}, -2^{52}, -2^{31}, -2^{20}\) inclusive. Instructions which set/clear INT_OVFL are: ADD, ADDC, SUB, SUBV, SUBC, SUBCV, INC, IJMP, IJMPZ, IJMPA, ISKP, DEC, DJMP, DJMPZ, DJMPA, DSKP, FIX, SHFA, SHFAV, MULT, QUO, QUOV, QU02, QUO2V, QUOL, QUOLV, QUO2L, QUO2LV, DIV, DIVV, DIVL, DIVLV, NEG, ABS, TRANS, UMULT, UDIV, and UDIVL. No other instructions change INT_OVFL. It should be noted that INT_OVFL is not set during the exponentiation in the QUO2 class of instructions. For these instructions, unlimited precision is available for the \(2^S\) section of the computation.

The condition for determining INT_OVFL is simplified when considering the addition and subtraction instructions (ADDs, SUBs, INC, DEC, IJMPs, DJMPs, ISKP, and DSKP). With these instructions, INT_OVFL is set when the carry into the high-order bit of the result is not the same as the carry out of that bit.

When an integer overflow occurs, the action taken depends on the USER-STATUS. INT_OVFL_MODE bit. If equal to zero, a trap occurs and no value is stored. If equal to one, all instructions (except SHFA to the left) store the low-order bits of the result. SHFA to the left stores the correct sign followed by the low-order bits of the result.

For example, the following instruction sets INT_OVFL.

```
INC RTA, #c377777, 777777 ;RTA+MINNUM; constant is MAXNUM
```

5.2.3.3 INT_Z_DIV

USER-STATUS. INT_Z_DIV is set when a divide-by-zero occurs in an integer division. Instructions which set/clear INT_Z_DIV are: QUO, QUOV, QUOL, QUOLV, REM, REMV, REML, REMLV, MOD, MODV, MODL, MODLV, DIV, DIVV, DIVL, DIVLV, UDIV, UDIVV, UDIVL, and UDIVLV. No other instructions change INT_Z_DIV.

When an integer divide-by-zero occurs, the action taken depends on the USER-STATUS. INT_Z_DIV_MODE bit. If INT_Z_DIV_MODE=0 then a trap occurs and no value is stored in the destination. If INT_Z_DIV_MODE=1 then zero is stored and no trap occurs.

5.3 Floating Point

Floating-point instructions operate on the floating-point data type (see Section 3.3). The instructions include addition, subtraction, multiplication, division, absolute value, negation,
minimum, maximum, and scaling by powers of two. Reverse instructions are provided for the non-commutative operations (subtraction, division, and scaling). These reverse instructions have a "V" added to the end of the opcode mnemonic (e.g., FSC becomes FSCV). Extended-precision operations are provided for multiplication and division (e.g., multiplying two single-word floating-point numbers and producing a double-precision result). Multiplication (FMULTL) produces an extended-precision product and division (FDIVL, FDIVLV) utilizes an extended-precision dividend.

All operations producing a floating-point result normalize that result. (See Section 3.3 for a discussion of the floating-point format. This format does not permit the representation of unnormalized numbers.)

5.3.1 Rounding Modes

During floating-point operations, rounding of the result may be necessary. With the exception of the FIX instruction, the rounding mode used is specified by USER_STATUS.RND_MODE, as described below. The FIX instruction allows the explicit specification of a rounding-mode or the use of RND-MODE.

Let $F$ be the magnitude of the difference between a true floating-point result, $R$, and the greatest representable floating-point number $N$ which is less than or equal to $R$, expressed as a fraction of the least-significant representable bit of $R$.

The bits of RND-MODE have the following functions (reversals of rounding direction accumulate):

- **RND_MODE<0>**
  - 0: Round as specified by RND_MODE<1:4>.
  - 1: Reserved.

- **RND_MODE<1>**
  - 0: If $F \neq 0$, round as specified by RND_MODE<2:4>; otherwise deliver $R$ exactly.
  - 1: If $F = \frac{1}{2}$ then round as specified by RND_MODE<2:4>; otherwise round to the floating-point number nearest to $R$.

- **RND_MODE<2>**
  - 0: Round toward negative infinity.
  - 1: Round toward positive infinity.

- **RND_MODE<3>**
  - 0: No effect.
  - 1: If and only if $N$’s mantissa’s least significant bit is a one, reverse the rounding direction.

- **RND_MODE<4>**
  - 0: No effect.
  - 1: If and only if $R$ is negative, reverse the rounding direction.
Various combinations of the above bits provide a variety of rounding modes. Some of the more common modes are:

<table>
<thead>
<tr>
<th>RND_MODE (octal)</th>
<th>Function</th>
<th>Modifier for FIX</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Floor</td>
<td>FL</td>
</tr>
<tr>
<td>1</td>
<td>Diminished Magnitude</td>
<td>DM</td>
</tr>
<tr>
<td>4</td>
<td>Ceiling</td>
<td>CL</td>
</tr>
<tr>
<td>5</td>
<td>Augmented Magnitude</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>Half Rounds Toward Positive</td>
<td>HP</td>
</tr>
<tr>
<td>14</td>
<td>PDP-10 FIXR Rounding</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>App. PDP-10 FLTR Rounding</td>
<td></td>
</tr>
</tbody>
</table>

Table 5-2
Useful Rounding Modes

5.3.2 Instruction Side Effects

USER-STATUS records three types of side effects that can occur during the execution of a floating-point instruction. (See Section 2.5.2 for a description of USER-STATUS.) They are: FLT-OVFL (floating overflow), FLT_UNFL (floating underflow), and FLT_NAN (floating undefined). All of these bits in USER-STATUS are not sticky, that is, if an instruction can set one of these bits, it must either set or clear that bit.

5.3.2.1 FLT_OVFL and FLT_UNFL

USER_STATUS.FLT_OVFL is set when a floating-point instruction produces a result with an exponent that is too large to be represented in the EXP-field of the destination (i.e., OVF or MOVF). (See Section 3.3 for a description of the floating-point data type.) In a similar way, FLT_UNFL is set when a floating-point instruction’s result has a negative exponent whose magnitude is too large to be represented in the destination’s EXP (i.e., UNF or MUNF). Floating underflows and overflows generally occur in two situations. The first situation is that the result of an operation (e.g., FMULT) is out of range of the EXP-field. The second situation is when the result 'will fit, but the post-normalization of that result causes the exponent not to fit.

All instructions that produce floating-point results set/reset FLT_OVFL and FLT_UNFL. It should be noted that FSC and FSCV do not set either overflow or underflow during their exponentiation calculations. In these two instructions, the $2^5$ part of the calculation is done with unlimited precision.

When a floating underflow (overflow) occurs, the action taken depends on the USER-STATUS. FLT_UNFL_MODE (USER-STATUS, FLT_OVFL_MODE) field.
5.3.2.1 Instruction Descriptions

**FLT UNFL MODE**<0:1>

<table>
<thead>
<tr>
<th></th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Trap and do not store any value in the result</td>
</tr>
<tr>
<td>1</td>
<td>Store the infinitesimal with the correct sign (UNF or MUNF)</td>
</tr>
<tr>
<td>2</td>
<td>Store the floating-point number with the correct sign and mantissa, but with a wrapped-around exponent</td>
</tr>
<tr>
<td>3</td>
<td>Not defined</td>
</tr>
</tbody>
</table>

Table 5-3
USER-STATUS-UNFL-MODE

**FLT-OVFL MODE**<0:1>

<table>
<thead>
<tr>
<th></th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Trap and do not store any value in the result</td>
</tr>
<tr>
<td>1</td>
<td>Store the infinity with the correct sign (OVF or MOVF)</td>
</tr>
<tr>
<td>2</td>
<td>Store the floating-point number with the correct sign and mantissa, but with a wrapped-around exponent</td>
</tr>
<tr>
<td>3</td>
<td>Not defined</td>
</tr>
</tbody>
</table>

Table 5-4
USER-STATUS-OVFL-MODE

See Section 5.3.2.3 for a discussion of how OVF, MOVF, UNF, and MUNF propagate in floating-point instructions (when they do not trap).

The first instruction sets **FLT-OVFL**, the second sets **FLT-UNFL**.

\[
\text{FSUBV. H RTA, } #0, #c400000>
\]
\[
\text{FSC. H RTA, } #c004000>, #-1
\]

5.3.2.2 FLT,NAN

USER-STATUS, FLTNAN is set when a NAN is the result of a floating-point operation. All instructions that require floating-point arguments and produce floating-point results set/reset **FLT_NAN**.
When an undefined floating-point number (NAN) is produced the action taken depends on the `USER_STATUS.FLT_NAN_MODE` bit. If `FLT_NAN_MODE=0` then a trap occurs and no value is stored in the destination. If `FLT_NAN_MODE=1` then NAN is stored and no trap occurs.

See Section 5.3.2.3 for a discussion of how NAN propagates in floating-point instructions (when it does not trap).

5.3.2.3 Exception Propagation

When the traps are disabled (as explained in the previous sections) the exception values (OVF, MOVF, UNF, MUNF, NAN) can propagate through floating-point instructions. The diagrams below describe how the exceptions propagate through addition, multiplication, and division. Floating-point subtraction behaves with respect to exception propagation as if FNEG were applied to the second argument, and then FADD applied.

FMIN and FMAX propagate the exceptions as regular floating-point numbers (i.e., MOVF<-X<MUNF<0<UNF<X<OVF), but the result is NAN if either argument is NAN. FNEG(MOVF)=OVF, FNEG(OVF)=MOVF, FNEG(MUNF)=UNF, and FNEG(UNF)=MUNF. Similarly, FABS(MOVF)=OVF and FABS(MUNF)=UNF. FTRANS acts as an identity function for all five exceptions. FIX of any special floating-point symbol produces an intermediate NAN result and stores the result on the basis of FLT_NAN_MODE. The exponentiation portion of the FSC and FSCV is effectively done in infinite precision and will not produce an exception; the subsequent multiplication follows the rules given below.

In the following tables, X and Y are assumed to be any positive floating-point numbers, excluding the special floating-point symbols 0, UNF, and OVF.

Addition (A+B)

<table>
<thead>
<tr>
<th></th>
<th>MOVF</th>
<th>MOVF</th>
<th>MOVF</th>
<th>MOVF</th>
<th>MOVF</th>
<th>MOVF</th>
<th>NAN</th>
<th>NAN</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOVF</td>
<td>MOVF</td>
<td>MOVF</td>
<td>MOVF</td>
<td>MOVF</td>
<td>MOVF</td>
<td>MOVF</td>
<td>NAN</td>
<td>NAN</td>
</tr>
<tr>
<td>-X</td>
<td>MOVF</td>
<td>MOVF</td>
<td>MOVF</td>
<td>MOVF</td>
<td>MOVF</td>
<td>MOVF</td>
<td>NAN</td>
<td>NAN</td>
</tr>
<tr>
<td>MUNF</td>
<td>MOVF</td>
<td>MOVF</td>
<td>MOVF</td>
<td>MOVF</td>
<td>MOVF</td>
<td>MOVF</td>
<td>NAN</td>
<td>NAN</td>
</tr>
<tr>
<td>0</td>
<td>MOVF</td>
<td>MOVF</td>
<td>MOVF</td>
<td>MOVF</td>
<td>MOVF</td>
<td>MOVF</td>
<td>NAN</td>
<td>NAN</td>
</tr>
<tr>
<td>UNF</td>
<td>MOVF</td>
<td>MOVF</td>
<td>MOVF</td>
<td>MOVF</td>
<td>MOVF</td>
<td>MOVF</td>
<td>NAN</td>
<td>NAN</td>
</tr>
<tr>
<td>X</td>
<td>MOVF</td>
<td>MOVF</td>
<td>MOVF</td>
<td>MOVF</td>
<td>MOVF</td>
<td>MOVF</td>
<td>NAN</td>
<td>NAN</td>
</tr>
<tr>
<td>OVF</td>
<td>OVF</td>
<td>OVF</td>
<td>OVF</td>
<td>OVF</td>
<td>OVF</td>
<td>OVF</td>
<td>NAN</td>
<td>NAN</td>
</tr>
<tr>
<td>NAN</td>
<td>NAN</td>
<td>NAN</td>
<td>NAN</td>
<td>NAN</td>
<td>NAN</td>
<td>NAN</td>
<td>NAN</td>
<td>NAN</td>
</tr>
</tbody>
</table>

Figure 5-1
Floating-point Exception Propagation (t)
### Multiplication (A*B)

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>MOVF</th>
<th>-Y</th>
<th>MUNF</th>
<th>0</th>
<th>UNF</th>
<th>Y</th>
<th>OVF</th>
<th>NAN</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOVF</td>
<td>OVF</td>
<td>OVF</td>
<td>NAN</td>
<td>0</td>
<td>NAN</td>
<td>MOVF</td>
<td>MOVF</td>
<td>NAN</td>
<td></td>
</tr>
<tr>
<td>-X</td>
<td>OVF</td>
<td>X*Y</td>
<td>UNF</td>
<td>0</td>
<td>MUNF</td>
<td>-X*Y</td>
<td>MOVF</td>
<td>NAN</td>
<td></td>
</tr>
<tr>
<td>MUNF</td>
<td>NAN</td>
<td>UNF</td>
<td>UNF</td>
<td>0</td>
<td>MUNF</td>
<td>MUNF</td>
<td>NAN</td>
<td>NAN</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Ø</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>NAN</td>
<td></td>
</tr>
<tr>
<td>UNF</td>
<td>NAN</td>
<td>MUNF</td>
<td>MUNF</td>
<td>0</td>
<td>UNF</td>
<td>UNF</td>
<td>NAN</td>
<td></td>
<td></td>
</tr>
<tr>
<td>X</td>
<td>MOVF</td>
<td>-X*Y</td>
<td>MUNF</td>
<td>0</td>
<td>UNF</td>
<td>X*Y</td>
<td>OVF</td>
<td>NAN</td>
<td></td>
</tr>
<tr>
<td>OVF</td>
<td>MOVF</td>
<td>MOVF</td>
<td>NAN</td>
<td>0</td>
<td>NAN</td>
<td>OVF</td>
<td>OVF</td>
<td>NAN</td>
<td></td>
</tr>
<tr>
<td>NAN</td>
<td>NAN</td>
<td>NAN</td>
<td>NAN</td>
<td>NAN</td>
<td>NAN</td>
<td>NAN</td>
<td>NAN</td>
<td>NAN</td>
<td></td>
</tr>
</tbody>
</table>

Figure 5-2
Floating-point Exception Propagation (\(*\))

### Division (A/B)

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>MOVF</th>
<th>-Y</th>
<th>MUNF</th>
<th>0</th>
<th>UNF</th>
<th>Y</th>
<th>OVF</th>
<th>NAN</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOVF</td>
<td>NAN</td>
<td>OVF</td>
<td>OVF</td>
<td>NAN</td>
<td>MOVF</td>
<td>MOVF</td>
<td>NAN</td>
<td>NAN</td>
<td></td>
</tr>
<tr>
<td>-X</td>
<td>UNF</td>
<td>X/Y</td>
<td>OVF</td>
<td>NAN</td>
<td>MOVF</td>
<td>-X/Y</td>
<td>MUNF</td>
<td>NAN</td>
<td></td>
</tr>
<tr>
<td>MUNF</td>
<td>UNF</td>
<td>UNF</td>
<td>NAN</td>
<td>NAN</td>
<td>NAN</td>
<td>MUNF</td>
<td>MUNF</td>
<td>NAN</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Ø</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>NAN</td>
<td></td>
</tr>
<tr>
<td>UNF</td>
<td>MUNF</td>
<td>MUNF</td>
<td>NAN</td>
<td>NAN</td>
<td>NAN</td>
<td>UNF</td>
<td>UNF</td>
<td>NAN</td>
<td></td>
</tr>
<tr>
<td>X</td>
<td>MUNF</td>
<td>-X/Y</td>
<td>MOVF</td>
<td>NAN</td>
<td>OVF</td>
<td>X/Y</td>
<td>UNF</td>
<td>NAN</td>
<td></td>
</tr>
<tr>
<td>OVF</td>
<td>NAN</td>
<td>MOVF</td>
<td>MOVF</td>
<td>NAN</td>
<td>OVF</td>
<td>OVF</td>
<td>NAN</td>
<td>NAN</td>
<td></td>
</tr>
<tr>
<td>NAN</td>
<td>NAN</td>
<td>NAN</td>
<td>NAN</td>
<td>NAN</td>
<td>NAN</td>
<td>NAN</td>
<td>NAN</td>
<td>NAN</td>
<td></td>
</tr>
</tbody>
</table>

Figure 5-3
Floating-point Exception Propagation (\(/\))
FADD

Instruction: **FADD . {H,S,D}**

Class: TOP Floating-point add

Purpose: The floating-point sum, S1 plus S2, is rounded according to RND_MODE and stored in DEST.

Side Effects: FLT_OVFL, FLT_UNFL, FLT_NAN

Precision: S1, S2, and DEST all have the precision specified by the modifier.

To add 1.0 to RTA either of the first two instructions could be used. Note that FASM provides an interpretation of floating-point constants. The third instruction doubles RTA. Alternatively, FMULT, FSC, or FDIV might be used.

```
FADD RTA, #0x28040000
FADD RTA, #0x10000
FADD RTA, RTA ;RTA + RTA ; FSC RTA, #1 is perhaps cheaper
```
FSUB

Instruction: **FSUB . {H,S,D}**

**Class:** TOP

Floating-point subtract

Purpose: The floating-point difference, \( s_1 \) minus \( s_2 \), is rounded according to RND_MODE and stored in DEST.

Side Effects: FLT, OVFL, FLT_UNFL, FLT_NAN

Precision: \( s_1, s_2, \) and DEST all have the precision specified by the modifier.

The following subtracts a floating point value of one from RTA.

\[
\text{FSUB RTA, #1.0}\quad ; \text{RTA=RTA-1.0}
\]
FSUBV

Instruction: \texttt{FSUBV .S\{H,S,D\}}

Class: TOP

Floating-point subtract reverse

Purpose: The floating-point difference, S2 \texttt{minus} S1, is rounded according to \texttt{RND\_MODE} and stored in DEST.

Side Effects: \texttt{FLT\_OVFL, FLT\_UNFL, FLTNAN}

Precision: S1, S2, and DEST all have the precision specified by the modifier.

The following subtracts RTA from a floating point value of one.

\texttt{FSUBV RTA,#c1.0b ;RTA-1.0-RTA}
FMULT

Instruction: **FMULT .{H,S,D}**  
Class: TOP  
Floating-point multiply

Purpose: The floating-point product, $S_1$ times $S_2$, is rounded according to $\text{RND\_MODE}$ and stored in DEST.

Side Effects: $\text{FLT\_OVFL}, \text{FLT\_UNFL}, \text{FLTNAN}$

Precision: $S_1$, $S_2$, and DEST all have the precision specified by the modifier.

The following instruction doubles the value in RTA. Alternately, FSC, FADD, or FDIV might be used for this purpose.

```assembly
FMULT RTA,#c2.0; RTA=RTA*2.0
```


**FMULTL**

Instruction: **FMULTL.(H,S)**  
Class: TOP  
Floating-point multiply long

Purpose: The floating-point product, $S_1$ times $S_2$, is rounded according to RND,MODE and stored in DEST. Note that the long result format will have more than twice as many MANT bits as either operand.

Side Effects: **FLT_OVFL, FLTUNFL, FLTNAN.** (These can occur only if one of the floating-point exception values occurs as an argument. If both arguments are ordinary floating-point numbers, the result cannot overflow or underflow, because the long result format has a larger EXP field than the operands do.)

Precision: $S_1$ and $S_2$ have the same precision as the modifier. DEST has precision twice that of the modifier.

The following instruction will give RTA all significant bits of the square of the value in $X_1$ (unless overflow or underflow occurs).

```plaintext
FMULTL RTA, X; RTA=X^2
```
FDIV

Instruction: FDIV . {H,S,D}
Class: TOP

Floating-point divide

Purpose: The floating-point quotient, $S_1$ divided by $S_2$, is rounded according to RND,MODE and stored in DEST.

Side Effects: FLT_OVFL, FLT_UNFL, FLTNAN

Precision: $S_1$, $S_2$, and DEST all have the precision specified by the modifier.

The following instruction doubles the value in RTA. Alternatively, FADD, FMULT or FSC might be used.

\[
\text{FDIV RTA, } \#c200000., 0c \quad ;\text{RTA}+\text{RTA}/0.5=2\times\text{RTA}
\]
**FDIVV**

Instruction: **FDIVV .{H,S,D}**

Class: TOP

Floating-point divide reverse

Purpose: The floating-point quotient, S2 divided by S1, is rounded according to RND MODE and stored in DEST.

Side Effects: **FLT_OVFL, FLT_UNFL, FLTNAN**

Precision: S1, S2, and DEST **all have** the precision specified by the modifier.

---

The following code might be used to set RTA to its reciprocal.

```
FDIVV RTA,RTA,#c1.0$0
```
FDIVL

Instruction: **FDIVL . (H,S)**

Class: TOP

Floating-point divide long

Purpose: The floating-point quotient, $S_1$ divided by $S_2$, is rounded according to **RND_MODE** and stored in DEST.

Side Effects: **FLT_OVFL, FLT_UNFL, FLTNAN**

Precision: $S_2$ and DEST have the same precision as the modifier. $S_1$ has precision twice that of the modifier.

The following uses a long 1.0 to reciprocate RTA. Note that this is NOT the same constant as 1 would be used for FDIV.

```
FDIVL RTA,#c2000000000000000, RTA
```
FDIVLV

**Instruction:** FDIVLV .{H,S}

Class: TOP

Floating-point divide long reverse

**Purpose:** The floating-point quotient, S2 divided by S1, is rounded according to RND_MODE and stored in DEST.

**Side Effects:** FLT_OVFL, FLT_UNFL, FLTNAN

**Precision:** S1 and DEST have the same precision as the modifier. S2 has precision twice that of the modifier.

The following uses a SW 1.0 to reciprocate RTA. Note that this is NOT the same constant as would be used for FDIV.H.

FDIVLV.H RTA,#c200400,,0c
Instruction: **FSC . \{H,S,D\}**  
Class: TOP  
Floating-point scale

**Purpose:** The floating-point product, $S_1 \times 2^{S_2}$, is rounded according to RND\_MODE and stored in DEST. $S_1$ is a floating-point number and $S_2$ is a signed integer.

**Side Effects:** FLT\_OVFL, FLT\_UNFL, FLT\_NAN. (FLT\_OVFL and FLT\_UNFL are not set during the $2^{S_2}$ portion of the operation. This exponentiation is done with unlimited precision.)

**Precision:** $S_1$ and DEST have the same precision as the modifier. $S_2$ is a single-word.

The following instruction may be used to double the value in RTA. Alternatively, FADD, FMULT, or FDIV might be used.

\[
\text{FSC RTA,#1 ; RTA=RTA*2^{(1)}=2*RTA}
\]
Instruction: `FSCV (H,S,D)`  
Class: TOP  
Floating-point scale reverse

Purpose: The floating-point product, $S_2$ times $2^{S_1}$, is rounded according to `RND_MODE` and stored in DEST. $S_2$ is a floating-point number and $S_1$ is a signed integer.

Side Effects: `FLT-OVFL`, `FLT_UNFL`, `FLTNAN`. (`FLT-OVFL` and `FLTUNFL` are not set during the $2^{S_1}$ portion of the operation. This exponentiation is done with unlimited precision.)

Precision: $S_2$ and DEST have the same precision as the modifier. $S_1$ is a single-word.

The following two instructions set RTA to the average of X and Y.

```
FADD RTA, X; Y
FSCV RTA, #-1, RTA
```
**FIX**

Instruction: \[ \texttt{FIX} \{FL,CL,DM,HP,US\} . \{Q,H,S,D\} . \{H,S,D\} \]

Class: XOP

Fix floating-point number

Purpose: Convert the floating-point number specified by \( \text{OP2} \) into an integer and store it in \( \text{OP1} \).

Use the rounding mode specified by the first modifier.

Side Effects: \texttt{INT_OVFL}

Precision: \( \text{OP1} \) has the precision of the second modifier. \( \text{OP2} \) has the precision of the third modifier.

The following converts a floating point value in RTA into an integer. The exact result depends on the value and the rounding mode specified in \texttt{USER_STATUS.RND_MODE}.

\[ \texttt{FIX} . \texttt{US} \texttt{RTA}, \texttt{RTA} \]
FLOAT

Instruction: \texttt{FLOAT .\{H,S,D\} .\{Q,H,S,D\}}

Class: XOP

Purpose: Convert the integer specified by OP2 into a floating-point number and store it in OP 1.

Side Effects: \texttt{FLT\_OVFL}. (This can occur only in the cases of \texttt{FLOAT.H.S} and \texttt{FLOAT.H.D}.)

Precision: OP 1 has the precision of the first modifier. OP2 has the precision of the second modifier.

The following loads RTA with the floating point value 1.0.

\begin{verbatim}
FLOAT RTA,#1 ;RTA=200400,0 (SW)
\end{verbatim}
FTRANS

Instruction:  \texttt{FTRANS} . \{H,S,D\} . \{H,S,D\}
Class: XOP  

Floating-point transfer

Purpose: Take the floating-point number specified by \texttt{OP2} and make it a floating-point number of
the precision of the first modifier. Store the result in \texttt{OP1}.

Side Effects: \texttt{FLT.OVFL, FLT.UNFL, FLTNAN}. If \texttt{OP2} has no greater precision than \texttt{OP1},
then these can occur only if \texttt{OP2} is one of the floating-point exception values.

Precision: \texttt{OP2} has the precision of the second modifier. \texttt{OP1} has the precision of the first
modifier.

The following illustrates the precision alteration possible with FTRANS. The exact value
produced will, in general, depend on the rounding mode defined in the
\texttt{USER_STATUS.RND_MODE}.

\[
\text{FTRANS.S.D RTA,} \#c2001000000000000 \rightarrow 0\rightarrow ; \text{RTA}=200400, 0=1.0
\]
FNEG

Instruction:  \textbf{FNEG . \{H,S,D\}}  \\
Class:  XOP  \\

Floating-point \textbf{negate}

Purpose: Take the floating-point negation of \textbf{OP2} and store it in \textbf{OP1}. The primary difference between NEC and FNEC is that FNEC properly propagates the floating-point exception values. They also have different side effects.

Side Effects: FLT-OVFL, FLT_UNFL, FLT_NAN

Precision: \textbf{OP 1 and OP2 have the same precision as the modifier.}

These examples show how floating-point exceptions are propagated by FNEC.

\begin{verbatim}
FNEG.H RTA,#c000001> ;RTA=MUNF, s i gna l FLT_UNFL
FNEG.H RTA,#c400001> ;RTA=OVF, s i gna l FLT-OVFL
FNEG . H RTA,#c400000> ;RTA=NAN, s i gna l FLT_NAN
\end{verbatim}
**FABS**

Instruction: **FABS. {H,S,D}**

Class: XOP

Floating-point absolute value

Purpose: Take the floating-point absolute value of OP2 and store it in OP1. The primary difference between ABS and FABS is that FABS properly propagates the floating-point exception values. They also have different side effects.

Precision: OP1 and OP2 have the same precision as the modifier.

Side Effects: FLT-OVFL, FLT_UNFL, FLTNAN

These examples show how the uses of FABS and ABS on floating-point numbers differ.

```
ABS. H RTA, #c-1> ;RTA+UNF, no side effects
FABS.H RTA,#c-1> ;RTA+UNF, signal FLT_UNFL
ABS. H RTA, #c3777777> ;RTA+OVF, no side effects
FABS. H RTA, #c3777777> ;RTA+OVF, signal FLT-OVFL
ABS.H RTA, #c-400000> ;RTA+NAN, signal INT_OVFL
FABS.H RTA,#c-400000> ;RTA+NAN, signal FLT_NAN
```
**FMIN**

Instruction: **FMIN.\(\{H,S,D\}\)**

Class: TOP

Floating-point minimum

Purpose: DEST = min(S1,S2). The smaller of the floating-point numbers S1 and S2 is placed in DEST. The primary difference between MIN and FMIN is that FMIN properly propagates the floating-point exception values.

Precision: S1, S2, and DEST all have the precision specified by the modifier.

This instruction sets RTA to the smaller of X and 43.0.

\[\text{FMIN } \text{RTA}, \text{X}, \#43.0\]
FMAX

Instruction: FMAX \{H,S,D\}
Class: TOP Floating-point maximum

Purpose: DEST = max(S1,S2). The larger of the floating-point numbers S1 and S2 is placed in DEST. The primary difference between MAX and FMAX is that FMAX properly propagates the floating-point exception values.

Precision: S1, S2, and DEST all have the precision specified by the modifier.

This sequence of instructions takes the number FOO and “clips” it to be within the window [0.0, 1.0].

\begin{verbatim}
FMAX RTA, FOO, .0  ; larger of FOO and 0.0 to RTA
FMIN FOO, RTA, .1  ; smaller of that and 1.0 to FDO
\end{verbatim}
5.4 Move

Move instructions are used to move operands and/or addresses of operands to memory locations and/or registers. Many words may be moved by the single instructions MOVMQ and MOVMS. Single registers can be saved and loaded with a single instruction using SLR or SLRADR. Virtual or physical addresses can be loaded using MOVADR or MOVPHY. The precisions associated with each move instruction are described in the instruction descriptions.
MOV

Instruction: MOV .{Q,H,S,D} .{Q,H,S,D}
Class: XOP Logical move

Purpose: OP1-OP2. If OP2 has greater precision than OP1, the low-order bits of OP2 are used. If OP2 has smaller precision than OP1, it is zero-extended to the left. This is best thought of as a “logical” or “unsigned” move operation. No condition bits (e.g., carry or integer-overflow) are affected. Note that the TRANS instruction can be used to perform sign-extended or truncated integer moves, and FTRANS to perform moves of floating-point numbers.

Precision: The two modifiers specify the precisions of OP1 and OP2 respectively.

Formal Description:

\[
define \text{MOV}. \ p1:qhsd, p2:qhsd \equiv XOP[p1; p2] \ op1 = \text{low}(p1, \text{zero-extend}(op2, 72));
\]

The following copies the low-order QW of RTA into the high-order QW.

\[
\text{MOV}. \ Q. \ Q \ RTA, c23 >
\]
**MOVMQ**

Instruction: \textbf{MOVMQ \{2 \ldots 32, 64, 128\}}

Class: XOP

Move many quarter-words

Purpose: Moves the number of quarter-words, specified by the modifier, from the locations starting at ADDRESS(OP2) to the locations starting at ADDRESS(OP1). If the source and destination regions overlap, the result is undefined. If either OP1 or OP2 is an immediate constant, a hard trap will occur.

Precision: This instruction deals with quarter-words for both source and destination precisions.

The following copies the three high-order QWs from RTA into RTB.

\begin{verbatim}
  MOVMQ 3 RTB, RTA
\end{verbatim}


\[\]
MOVMS

Instruction: MOVMS \{ 2 .. 32 \}
Class: XOP

Move many single-words

Purpose: Moves the number of single-words, specified by the modifier, from the locations starting at ADDRESS(OP2) to the locations starting at ADDRESS(OP1). If the source and destination regions overlap, the result is undefined. If either OP1 or OP2 is an immediate constant, a hard trap will occur.

Precision: This instruction deals with single-words for both source and destination precisions.

The following saves all the registers from RTA on in a block starting at SAVEBK.

ROVRS.28 SAVEBK,RTA
**EXCH**

Instruction:  \( \text{EXCH} \{Q,H,S,D\} \)

Class: XOP  

Exchange words

Purpose: Exchange the values \( OP_1 \) and \( OP_2 \). If either \( OP_1 \) or \( OP_2 \) is an immediate constant, a hard trap will occur.

Precision: \( OP_1 \) and \( OP_2 \) each have the precision specified by the modifier.

Formal Description:

\[
\text{define EXCH,} \ p: qhsd = XOP \{ p, RW; p, RW \}\ 
\text{let temp = OP2}\ 
\text{the OP2 = OP1 next OP1 = temp;}
\]

The following swaps RTA and RTB.

\[
\text{EXCH RTA, RTB}
\]
SLR

Instruction: \textbf{SLR} \{0..31\}

Class: XOP

Save and load register

Purpose: OP1 is replaced by the contents of the register named by the modifier. The contents of the register is then replaced by OP2.

Precision: A 11 operands involved are single-words.

Formal Description:

\[
\text{define SLR, n in 0 to 31, X OP } \{S;S\} \text{ let temp = R[n] } \\
\quad \text{then R[n] = op2 next op1 = temp;}
\]

The first instruction moves RTA into RTB and zeros RTA. The second and third instructions illustrate the results when one of the operands is the register specified in the instruction. The fourth illustrates the result when the operands are the same.

\[
\begin{align*}
\text{SLR, 4 RTB, #0} & \quad ; \text{RTB=RTA, RTA=0} \\
\text{SLR, 4 RTA, FOO} & \quad ; \text{alternate NOP} \\
\text{SLR, 4 FOO, RTA} & \quad ; \text{alternate ROV FOO,RTA} \\
\text{SLR, 4 FOO, FOO} & \quad ; \text{alternate EXCH RTA,FOO}
\end{align*}
\]
SLRADR

Instruction: \texttt{SLRADR} \{ 0 \ldots 31 \}

Class: XOP

Save and load register with address

Purpose: \texttt{OP1} is replaced by the contents of the register named by the modifier. The contents of the register is then replaced by \texttt{ADDRESS(OP2)}.

Precision: A 11 operands involved are single-words.

Formal Description:

\begin{align*}
\text{define } \texttt{SLRADR}, \texttt{w: nOp3I = XOP \{S;S,A\}} & \quad \text{let } temp = R[n] \\
& \quad \text{then } R[n] \leftarrow \text{Address(op2)} \text{ next } \text{op1} \leftarrow \text{temp}
\end{align*}

The first instruction moves RTA into RTB and puts \texttt{ADDRESS(FOO)} in RTA. The second and third instructions illustrate the results when one of the operands is the register specified in the instruction. The fourth illustrates the result when the operands are the same.

\begin{verbatim}
SLRAOR.4 RTB, FOO ; RTB+RTA, RTA+ADDRESS(FOO)
SLRAOR.4 RTA, FOO ; alternate NOP
SLRADR.4 FOO, RTA ; alternate MOV FOO,RTA; ROVADR RTA, RTA
SLRADR.4 FOO, FOO ; alternate ROV FOO,RTA; ROVADR RTA, FOO
\end{verbatim}
MOVADR

**Instruction:** MOVADR

**Class:** XOP

**Purpose:** \texttt{OP1\rightarrow ADDRESS(OP2)}. If \texttt{OP2} is an immediate constant, a hard trap will occur.

**Precision:** \texttt{OP1} is a single-word.

**Formal Description:**

```c
define MOVADR = XOP[S;S,A] op1 \leftarrow Address\{op2\};
```

The first instruction loads \texttt{RTA} with the address of the operand \texttt{FOO}.

```c
MOVADR RTA, FOO ; RTA\rightarrow ADDRESS(FOO)
MOVADR-- RTA, RTA ; RTA\rightarrow20\text{ octal (RTA is register 4, at address 4\times4=20)}
```
MOVPHY

Instruction: MOVPHY
Class: XOP   Move physical address

Purpose: OP1 = PHYSICAL ADDRESS(OP2). If OP2 is an immediate constant, a hard trap will occur. If ADDRESS(OP2) is in the range 0..127 then the physical address of the corresponding shadow memory location will be used. See Section 2.4.1 for a discussion of shadow memory.

Restrictions: Illegal in user mode.

Precision: OP1 is a single-word.

Formal Description:

\[
\text{define MOVPHY = XOP-IS; S, PA3 opl = Physical-Address (op2);}
\]

The following loads RTA with the physical address of FOO.

```
MOVPHY RTA,FOO ;RTA+PHYSICAL_ADDRESS(FOO)
```
5.5 Flag

Flag instructions produce results that are of the flag data type. The flag data type is discussed in Section 3.8. The flag results are always single-words. A flag is either all zeros or all ones. All zeros means true. All ones means false.

CMPSF compares two words according to a specified condition. It returns true if the condition was satisfied and false if it was not. BNDSF checks if its argument is within a given bounds and returns the appropriate flag.
**CMPSF**

Instruction: \texttt{CMPSF \{GTR,EQL,GEQ,LSS,NEQ,LEQ\} \{Q,H,S,D\}}

Class: TOP

Compare and set flag

Purpose: \texttt{DEST} \texttt{condition S1} \texttt{condition S2}, where \texttt{condition} is the first modifier.

Precision: S1 and S2 have the same precision as the modifier. DEST is a single-word.

Formal Description:

\[
\text{define CMPSF. rel: acond.p: qhsd = TOP[S;p;p] dest = (if rel(S1,s2) then -1 else 0)};
\]

Let X, Y, and Z be single-words, with Y = NEXT(X). The following code implements setting RTA to X if Z ≥ 0 and to Y otherwise. It uses indexing rather than a conditional jump or skip. Such use of indexing can often make more effective use of instruction pipelining than jumping or skipping.

\[
\text{CMPSF.GEQ RTA, Z, #0}
\]

\[
\text{MOV RTA, cY>(RTA) ; indexing with flag result}
\]

\[
\text{CMPSF.LSS can be used to produce an extended-sign word for a number. TRANS or FTRANS can be used to sign-extend a number to one of the four standard precisions, but this trick is useful in dealing with numbers of very large precision.}
\]

\[
\text{CMPSF.LSS RTA, NUM, #0 ; all bits of RTA get the sign bit of NUM}
\]

The effect of \texttt{CMPSF.EQL} or \texttt{CMPSF.NEQ} can be obtained by an AND or ANDCT followed by a \texttt{CMPSF.EQL} or \texttt{CMPSF.NEQ}.

\[
\text{ANDCT RTA, FOO, BAR ; this behaves as would the fictional}
\]

\[
\text{CMPSF.EQL RTA, #0 ; instruction CMPSF.NON RTA, FOO, BAR}
\]
§ 5.5 Instruction Descriptions

BNDSF

Instruction:  **BNDSF . {B,M I N,M 1,0,1} . {Q,H,S,D}**

Class:  TOP  

Bounds-check and set flag

Purpose: The first modifier determines if $S_2$ is compared against a constant and $S_1$, or against $S_1$ and NEXT($S_1$). If the first modifier is B then if $S_1 \leq S_2 \leq \text{NEXT}(S_1)$ then $\text{DEST} \leftarrow \text{TRUE}$ else $\text{DEST} \leftarrow \text{FALSE}$. If the first modifier is one of MIN, M 1, 0, and 1 then if $\text{constant} \leq S_2 \leq S_1$ then $\text{DEST} \leftarrow \text{TRUE}$ else $\text{DEST} \leftarrow \text{FALSE}$. $\text{Constant} = -1$ if the first modifier is M 1. $\text{Constant} = 0$ if the first modifier is 0. $\text{Constant} = 4$ if the first modifier is 1. If the first modifier is MIN then constant is the negative number with the greatest magnitude for the precision specified by the second modifier.

Precision: $S_1$ and $S_2$ have the same precision as the second modifier. DEST is a single-word. If NEXT($S_1$), 0, 1, -1, or MIN is used it also has the same precision as the second modifier.

The following two instructions are alternate implementations for setting RTA to -1 if X contains the ASCII representation of a digit, and to 0 otherwise. In the first instruction FASM places the string "09" on a data page automatically.

\[
\text{BNDSF . } B.Q \text{ RTA, } ["09"] , X \\
\text{BNDSF . } B.Q \text{ RTA, } #1! , Hc="0"> X \\
\text{; X must be a register}
\]
5.6 Boolean

Boolean instructions operate upon the boolean data type (see Section 3.1). All boolean instructions can operate on any of the four data precisions (QW, HW, SW, DW). Both operands must be of the same precision. The result of a boolean operation has the same precision as the operands. Note that none of the condition bits (e.g., carry or integer-overflow) can be set by boolean instructions.

The three-operand boolean instructions ANDTC, ANDCT, ORTC, and ORCT are not symmetric in their use of $S_1$ and $S_2$. Nevertheless, instructions named ANDTCV, ANDCTV, ORTCV, and ORCTV are not provided. This is because the reverse form of ANDTC is provided by ANDCT, of ANDCT by ANDTC, of ORTC by ORCT, and of ORCT by ORTC.
NOT

Instruction: \textbf{NOT} \{Q,H,S,D\}

Class: XOP

Purpose: \textit{one's-complement}(OP2)

Precision: OP 1 and OP2 have the same precision as the modifier.

Formal Description:

\begin{align*}
\text{define } \text{NOT, } & p; q s d e \quad XOP[p; p] o p 1 \leftarrow o p 2 ; \\
\text{The following is an alternate to NEG RTA.} \\
\text{NOT RTA, } & \#<\#(RTA) \quad ;RTA--RTA
\end{align*}
**AND**

Instruction: \textbf{AND} \{Q,H,S,D\}

Class: TOP

Logical (bit-wise) AND

Purpose: \textbf{DEST} = S1 \& S2

Precision: S1, S2, and DEST all have the precision specified by the modifier.

Formal Description:

define \text{AND}. p:qhsd = TOP \{p; p; p\} \text{dest} \in S1 \& S2;

The following instruction illustrates the effect of all possible combinations of bits in the operands.

\[ \text{AND}. Q \text{RTA}, #3, #5 ; \text{RTA}=1 \]
ANDTC

Instruction: **ANDTC . \{Q,H,S,D\}**

Class: TOP

Logical (bit-wise) AND true/complement

Purpose: \( \text{DEST} = \text{S1 one's-complement(S2)} \). Note that the “TC” in ANDTC means “True-Complement” and refers to the fact that \( \text{S1} \) and \( \text{one's-complement(S2)} \) respectively are operands to the AND function. The reverse form of ANDTC is ANDCT, *not* ANDTCV.

**Precision:** \( \text{S1}, \text{S2}, \text{and DEST} \) all have the precision specified by the modifier.

Formal Description:

\[
\text{define ANDTC.} p; q; h; i; d; t; o; r; p; p; \text{DEST} = \text{S1} \land (\neg \text{S2});
\]

The following instruction illustrates the effect of all possible combinations of bits in the operands.

**ANDTC . Q RTA, #3, #5 ; RTA=2**

Suppose that MASK is a mask whose one-bits select certain (possibly non-contiguous!) bits of WORD. These bits are to be regarded as a “field”, and the contents of that field decremented as an integer “in place” in WORD, without affecting non-selected bits of WORD. This can be done as follows.

\[
\begin{align*}
\text{AND } \text{RTA, WORD, MASK} & \quad ; \text{RTA=WORD with non-selected bits zeroed} \\
\text{DEC } \text{RTA} & \quad ; \text{zeroed bits propagate the borrow} \\
\text{AND } \text{RTA, MASK} & \quad ; \text{mask out non-selected bits} \\
\text{ANDTC } \text{WORD, MASK} & \quad ; \text{mask out SELECTED bits in WORD} \\
\text{OR } \text{WORD, RTA} & \quad ; \text{merge the two results}
\end{align*}
\]
**ANDCT**

**Instruction:** ANDCT.{Q,H,S,D}  

**Class:** TOP  

Logical (bit-wise) AND complement/true

**Purpose:** DEST = one's-complement(S1) ∧ S2. Note that the “CT” in ANDCT means “Complement-True” and refers to the fact that one's-complement(S1) and S2 respectively are operands to the AND function. The reverse form of ANDCT is ANDTC, not ANDCTV.

**Precision:** S1, S2, and DEST all have the precision specified by the modifier.

**Formal Description:**

```plaintext
define ANDCT. p:qhsd = TOP [p;p;p] dest = (~S1) ∧ S2;
```

The following instruction illustrates the effect of all possible combinations of bits in the operands.

```plaintext
ANDCT.Q RTA,#3,#5; RTA=4
```
OR

Instruction: \textbf{OR . \{Q,H,S,D\}}

Class: TOP

Purpose: \textbf{DEST+S1vS2}

Precision: \textbf{S 1, S2, and DEST all have the precision specified by the modifier.}

Formal Description:

\[
\text{define } \text{OR.} \ p:qhspd \equiv \text{TOP} [p; p; p] \ \text{dest \& S1 \ v \ s2;}
\]

The following instruction illustrates the effect of all possible combinations of bits in the operands.

\[
\text{OR.Q RTA,#3,#5 ;RTA=7}
\]
**ORTC**

Instruction: `ORTC . {Q,H,S,D}`  
Class: TOP  
Logical (bit-wise) OR true/complement

Purpose: `DEST+Si \& one's-complement(S2)`. Note that the “TC” in ORTC means “True-Complement” and refers to the fact that `S1` and `one's-complement(S2)` respectively are operands to the OR function. The reverse form of ORTC is ORCT, not ORTCV.

Precision: `S1`, `S2`, and DEST all have the precision specified by the modifier.

Formal Description:

```plaintext
\text{define ORTC. p: qhsd = T\text{OP}\{p; p; p\} \text{ dest} \Leftarrow S1 \lor (-S2);}
```

The following instruction illustrates the effect of all possible combinations of bits in the operands.

```
ORTC Q RTA, #3, #5 ; RTA=773
```

Suppose that `MASK` is a mask whose one-bits select certain (possibly non-contiguous!) bits of `WORD`. These bits are to be regarded as a “field”, and the contents of that field incremented as an integer “in place” in `WORD`, without affecting non-selected bits of `WORD`. This can be done as follows.

```
ORTC RTA, WORD, MASK ; RTA=WORD with non-selected bits set to one
INC RTA ; one bits propagate the carry
AND RTA, MASK ; mask out non-selected bits
ANOTC WORD, MASK ; mask out SELECTED bits in WORD
OR WORD, RTA ; merge the two results
```
**ORCT**

Instruction:  **ORCT.\{Q,H,S,D\}**

Class:  TOP  Logical (bit-wise) OR complement/true

Purpose:  **DEST\text{\textasciitilde one's-complement}(S1)\lor S2.**  Note that the "CT" in ORCT means "Complement-True" and refers to the fact that \textit{one's-complement}(S1) and S2 respectively are operands to the OR function. The reverse form of ORCT is ORTC, not ORCTV.

Precision:  S1, S2, and DEST all have the precision specified by the modifier.

Formal Description:

```
define ORCT, p|ghsd\{ TOP \{p; p\} dest = (\text{\textasciitilde S1}) \lor S2; 
```

The following instruction illustrates the effect of all possible combinations of bits in the operands.

```
ORCT.Q RTA,#3,#5 ;RTA=775
```
**NAND**

**Instruction:** `NAND . {Q,H,S,D}`

**Class:** TOP  
Logical (bit-wise) NAND (NOT of AND)

**Purpose:** DEST←one's-complement(S1∧S2)

**Precision:** S 1, S 2, and DEST all have the precision specified by the modifier.

**Formal Description:**

```plaintext
define NAND. p : q h s d e T O P [ p ; p ] d e s t ← ¬(S1 ∧ s2) ;
```

The following instruction illustrates the effect of all possible combinations of bits in the operands.

```
NAND . Q RTA , #3 , #5   ; RTA-776
```
NOR

Instruction: `NOR . {Q,H,S,D}`

Class: TOP

Purpose: **DEST** *one's-complement* *(S1 v S2)*

Precision: S 1, S2, and DEST all have the precision specified by the modifier.

Formal Description:

```plaintext
define NOR. p1qsd.e TOP [p1;p1;p] dest e = -(S1 v s2);
```

The following instruction illustrates the effect of all possible combinations of bits in the operands.

```
NOR.Q RTA,#3,#5 ;RTA=770
```
XOR

Instruction: \texttt{XOR \{Q,H,S,D\}}

Class: TOP

Logical (bit-wise) exclusive OR

Purpose: \( \text{DEST} \leftarrow (\text{S1} \text{one’s-complement(S2)}) \lor (\text{one’s-complement(S1)} \land \text{S2}) \)

Precision: S1, S2, and DEST all have the precision specified by the modifier.

Formal Description:

\[
\text{define XOR.p:ghsd} = \text{TOP} \{p; p; p\} \text{dest} \leftarrow \text{S1} \oplus \text{S2};
\]

The following instruction illustrates the effect of all possible combinations of bits in the operands.

\[
\text{XOR. Q RTA, #3,#5 } \quad \text{RTA} \leftarrow 6
\]

The following code exchanges the two words \texttt{QUUX} and \texttt{ZTESCH}. (A better way to do this is with the EXCH instruction, but this example demonstrates an interesting information-preserving property of XOR.)

\[
\begin{align*}
\text{XOR QUUX, ZTESCH} \\
\text{XOR ZTESCH, QUUX} \\
\text{XOR QUUX, ZTESCH}
\end{align*}
\]
Instruction: **EQV.{Q,H,S,D}**

Class: TOP  
Logical (bit-wise) equivalence

Purpose: \( \text{DEST} \rightarrow (S_1 \land S_2) \lor (\text{one's-complement}(S_1) \lor \text{one's-complement}(S_2)) \)

Precision: \( S_1, S_2, \) and DEST all have the precision specified by the modifier.

Formal Description:

```plaintext
define EQV. \( p:qhsd \equiv \top \oplus [p; p; p] \text{dest} \leftarrow (S_1 \oplus S_2); \)
```

The following instruction illustrates the effect of all possible combinations of bits in the operands.

\[
\text{EQV.} Q \text{ RTA, #3, #5} \quad ; \text{RTA=771}
\]

The following code exchanges the two words QUUX and ZTESCH. (A better way to do this is with the EXCH instruction, but this example demonstrates an interesting information-preserving property of EQV.)

\[
\begin{align*}
\text{EQV QUUX, ZTESCH} \\
\text{EQV ZTESCH, QUUX} \\
\text{EQV QUUX, ZTESCH}
\end{align*}
\]
5.7 Shift and Rotate

The shift and rotate instructions provide logical and arithmetic shifting of operands. Since all shift and rotate instructions are non-commutative, each instruction is also provided in its reverse form (e.g., SHF and SHFV).

Note that a left shift (rotate) by N is equivalent to a right shift (rotate) by -N for all the instructions in this section except for DSHF and DSHFV. The effect of these instructions is described individually.
SHF

Instruction: \textit{SHF . \{LF,RT\} . \{Q,H,S,D\}}

Class: TOP \hspace{2cm} \text{Logical shift}

Purpose: 
\textbf{DEST} is logically shifted \{left,right\} by \textbf{S2}. Bits shifted in are zero bits; bits shifted \textbf{out} are lost. Note that a left shift by \textbf{S2} is identical to a right shift by \textbf{-S2}.

Precision: \textbf{S2} is a single-word. \textbf{DEST} and \textbf{S1} have the precision specified by the second modifier.

Formal Description:

\begin{verbatim}
define SHF . dir . frt . p . q . h . s . d . m \top [p; p; S] dest \leftarrow \text{shift} (S1, \text{case } dir \text{ of L}F: s2; \\
R \text{T}: -s2; \\
end) ;
\end{verbatim}

The following shows the effect of a positive left-shift argument.

```
SHF , LF , Q RTA , # -1 , #1 ; RTA = -2
```
**SHFV**

Instruction: **SHFV . {LF,RT} . {Q,H,S,D}**

Class: TOP Logical shift reverse

Purpose: DEST + S2 logically shifted [left, right] by S1. Bits shifted in are zero bits; bits shifted out are lost. Note that a left shift by S1 is identical to a right shift by -S1.

Precision: S1 is a single-word. DEST and S2 have the precision specified by the second modifier.

Formal Description:

```plaintext
define SHFV, dir: {lf, rt}, p: {q, h, s, d} dest <= shift (s2, case dir of
    LF: S1;
    RT: - S1;
end);
```

The following shows the effect of a negative left-shift argument.

```plaintext
SHFV, LF, Q RTA, #1, #1 ; RTA = 0
```
**Instruction**: `DSHF.(LF,RT).(Q,H,S)`

**Class**: TOP

**Logical double-width shift**

**Purpose**: `cS1||NEXT(S1)` is logically shifted {left,right} by S2 positions. The {high-order,low-order} 9, 18, or 36 bits of the result (corresponding to Q, H, S respectively) are then stored in DEST. Note that `cS1||NEXT(S1)` is not treated as a “long” operand, but as two separate operands (which is why the mnemonic is DSHF and not SHFL). This is useful for multi-word shifts of any of the three **precisions** allowed. Long right shifts must start at the right end of the multi-word vector, and long left shifts must start at the left end of the vector. Note that DSHF.RT by X is equivalent to DSHF.LF by (9-X), (18-X), (36-X).

**Precision**: `cS1||NEXT(S1)` is considered to be two `{Q,H,S}-precision` words (rather than one `{H,S,D}-precision` word) for alignment purposes.

The following illustrates the result of shifting a long operand.

```
DSHF.LF.Q RTA,#c123456>,#1 ;RTA=247
```

Suppose that a 30-word block of bits MARKERS is to be logically shifted in place three bits to the left. This can be done as follows.

```
MOV RTB, #0 ;RTB indexes MARKERS from left to right
LOOP:  DSHF.LF cMARKERS>(RTB),#3; produce one result word
       ISKP,LSS RTB,#29,,LOOP ; increment RTB and loop if < 29.
       SHF.LF MARKERS+29,,#3 ;do the last word in single precision
```

The same block of bits can be logically shifted three bits to the right as follows. Note that the operation must proceed in the other direction within the block, i.e. from right to left.

```
MOV RTB, #29. ;RTB indexes MARKERS from right to left
LOOP:  DSHF.RT cMARKERS>(RTB),#3; produce one result word
       DSKP.GTR RTB,#0,,LOOP ; decrement RTB and loop if > 0
       SHF. RT MARKERS, #3 ;do the last word in single precision
```

The same block of bits can be arithmetically shifted three bits to the right by using the same loop but changing the last `SHF.RT` instruction to `SHFA.RT`. 
Instruction: **DSHFV** . *(LF,RT)* . *(Q,H,S)*

Class: TOP

Logical double-width shift reverse

**Purpose:** \(cS2\|\text{NEXT}(S2)\) is logically shifted \{left, right\} by \(S\) positions. The \{high-order, low-order\} \(9, 18, \text{or 36 bits of the result (corresponding to Q, H, S respectively) are then stored in DEST. Note that } cS2\|\text{NEXT}(S2)\text{ is not treated as a "long" operand, but as two separate operands (which is why the mnemonic is DSHFV and not SHFLV). This is useful for multi-word shifts of any of the three } \text{precisions } \text{allowed. Long right shifts must start at the right end of the multi-word vector, and long left shifts must start at the left end of the vector. Note that } \text{DSHFV.RT by } X \text{ is equivalent to } \text{DSHFV.LF by } (9-X), (18-X), (36-X).}

**Precision:** \(cS2\|\text{NEXT}(S2)\) is considered to be two \{Q,H,S\}-precision words (rather than one \{H,S,D\}-precision word) for alignment purposes.

Let \(X\) be a DW. Assume RTA contains the negative of the amount by which we wish to shift \(X\) left. To store the shifted result in RTA the following instruction may be used.

\[
\text{DSHFV.RT RTA,#c44>(RTA),X}
\]
SHFA

Instruction: \texttt{SHFA.\{LF,RT\}.\{Q,H,S,D\}}
Class: TOP \hspace{1cm} Shift arithmetically

Purpose: \texttt{DEST-S1} arithmetically shifted \{left,right\} by \texttt{S2}. Shifts to the (true) left introduce zero bits; shifts to the (true) right replicate the sign bit and discard bits shifted out the low end. This is equivalent to a multiplication or division by a power of two, where it is understood that such a division rounds towards negative infinity. For division by a power of two, rounding towards zero, the QUO2 instruction should be used instead. Note that a left shift by \texttt{S1} is equivalent to a right shift by \texttt{-S1}.

Side Effects: \texttt{INT-OVFL} will be set if any bit that is to be shifted into the sign bit does not equal the original sign bit. This may occur when shifting left with \texttt{S2>0} or by shifting right with \texttt{S2<0}. During untrapped integer-overflow SHFA stores the correct sign followed by the low-order bits of the correct result.

Precision: \texttt{S2} is a single-word. \texttt{DEST} and \texttt{S1} have the precision specified by the second modifier.

The following two instructions illustrate the difference between \texttt{SHF.RT} and \texttt{SHFA.RT}.

\begin{verbatim}
SHF.RT.Q RTA,#-1,#1 ;RTA=377
SHFA.RT.Q RTA,#-1,#1 ;RTA=777
\end{verbatim}
SHFAV

Instruction: **SHFAV . (LF,RT) . (Q,H,S,D)**

Class: TOP  
Shift arithmetically reverse

Purpose: **DEST**-**S2** arithmetically shifted **left**, **right** by **SI**. Shifts to the (true) left introduce zero bits; shifts to the (true) right replicate the sign bit and discard bits shifted out the low end. This is equivalent to a multiplication or division by a power of two, where it is understood that such a division rounds towards negative infinity. For division by a power of two, rounding towards zero, the **QUO2V** instruction should be used instead. Note that a left shift by **SI** is equivalent to a right shift by **-SI**.

Side Effects: INT-OVFL will be set if any bit that is to be shifted into the sign bit does not equal the original sign bit. This may occur when shifting left with **SI** ≥ 0 or by shifting right with **SI** < 0. During untrapped integer-overflow SHFA stores the correct sign followed by the low-order bits of the correct result.

Precision: **S1** is a single-word. **DEST** and **S2** have the precision specified by the **second** modifier.

The following instruction sets INT-OVFL.

```
SHFAV.LF RTA,#7,#3 ;RTA=200
```
ROT

Instruction: \textbf{ROT }\{LF,RT\} \{Q,H,S,D\}
Class: TOP Logical rotate

Purpose: DEST+S1 rotated \{left,right\} by S2. Rotation introduces bits shifted out of one end into the other end, so that no bits are lost. Note that a left rotation by S2 is equivalent to a right rotation by \(-S2\).

Precision: S2 is a single-word. DEST and S1 have the precision specified by the second modifier.

Formal Description:

\[
\text{define ROT. dir: } \text{lfrt.p:qhsd} = \text{TOP } [p; p; S] \text{ Rotate (} S1, \text{ dir, s2);}
\]

The following illustrates a right rotation by a positive amount.

\[
\text{ROT.RT.Q RTA,#1,#1 ;RTA=400}
\]
ROT\textit{V}

\textbf{Instruction:} \texttt{ROT\textit{V} . \{LF,RT\} . \{Q,H,S,D\}}

\textbf{Class:} TOP \hspace{1cm} \textbf{Logical rotate reverse}

\textbf{Purpose:} \texttt{DEST} \rightarrow \texttt{S2} rotated \{left,right\} by \texttt{S1}. Rotation introduces bits shifted out of one end into the other end, so that no bits are lost. Note that a left rotation by \texttt{S1} is equivalent to a right rotation by \texttt{-S1}.

\textbf{Precision:} \texttt{S1} is a single-word. \texttt{DEST} and \texttt{S2} have the precision specified by the second modifier.

\textbf{Formal Description:}

\begin{verbatim}
define ROT\textit{V}. dir: \{lf, rt\}. p: \{q, h, s, d\} TOP [p; S; p] Rotate (\texttt{s2}, dir, \texttt{s1});
\end{verbatim}

The following illustrates a left rotation by a negative amount.

\begin{verbatim}
   ROT\textit{V}.LF.Q RTA,-1,#3 \;RTA=401
\end{verbatim}
5.8 Skip and Jump

Skip and jump instructions allow control to be transferred to locations other than that of the next sequential instruction. Skip instructions are used for short-range transfers, while jumps are used to transfer control anywhere in the 30-bit-address space. In many cases, the skips or jumps occur only if a condition that is specified by a modifier to the instruction is true. Skips or jumps can occur on an arithmetic condition (ACOND) which can be any one of the following:

\[ \text{ACOND} = \{ \text{GTR}, \text{EQL}, \text{GEQ}, \text{LSS}, \text{NEQ}, \text{LEQ} \} \]

These correspond to the conditions \( >, =, \geq, <, \neq, \leq \) respectively.

Skips may occur on logical conditions (LCOND) as well as arithmetic conditions for the SKP instruction. The LCONDs are:

\[ \text{LCOND} = \{ \text{NON}, \text{ALL}, \text{ANY}, \text{NAL} \} \]

These correspond to the logical conditions that relate two operands (say OP1 and OP2) as shown in the table below. Here OP2 is considered to be a mask whose one-bits select bits of OP1 to be tested.

<table>
<thead>
<tr>
<th>Modifier</th>
<th>Condition</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>NON</td>
<td>((\text{OP1} \land \text{OP2}) = 0)</td>
<td>If no masked bits are 1</td>
</tr>
<tr>
<td>ALL</td>
<td>((\text{one's-complement}(\text{OP1} \land \text{OP2})) = 0)</td>
<td>If all masked bits are 1</td>
</tr>
<tr>
<td>ANY</td>
<td>((\text{OP1} \land \text{OP2}) \neq 0)</td>
<td>If any masked bit is 1</td>
</tr>
<tr>
<td>NAL</td>
<td>((\text{one's-complement}(\text{OP1} \land \text{OP2})) \neq 0)</td>
<td>If not all masked bits are 1</td>
</tr>
</tbody>
</table>

Table 5-5
LCOND modifier descriptions

By combining the ACONDs and the LCONDs, we get the arithmetic and logical conditions (ALCONDs) shown below:

\[ \text{ALCOND} = \{ \text{GTR}, \text{EQL}, \text{GEQ}, \text{LSS}, \text{NEQ}, \text{LEQ}, \text{NON}, \text{ALL}, \text{ANY}, \text{NAL} \} \]

All skip instructions are members of the skip instruction class (SOP). See section 4.1.3 for a discussion of this instruction class. The skip instructions are used to perform short jumps in the range \(-8 \ldots 7\) single-words relative to the current PC (the first word of the instruction that is currently executing). The offset of the jump is specified by the four-bit SKP field of the opcode (OPCODE.SKP). Since OPCODE.SKP fully specifies the jump destination, both OP1 and OP2 can be used in comparison operations.
All jump instructions are members of the jump instruction class (JOP). See section 4.1.4 for a discussion of this instruction class. The jump instructions are used to transfer control to a general memory location. The low twelve-bits of the instruction specify a JUMPDEST, that is, the location to which control will be transferred if the condition specified in the jump instruction is true. OP 1 specifies a general word that can be tested against the condition specified by the ACOND modifier.
5.8 Instruction Descriptions

**SKP**

Instruction: \[ \text{SKP.}\{\text{GTR, EQL, GEQ, LSS, NEQ, LEQ, NON, ALL, ANY, NAL}\}.\{Q, H, S, D\} \]

Class: SOP Skip on condition

Purpose: If \(\text{OP1 ALCOND OP2}\) is true (where \(\text{ALCOND}\{\text{GTR, EQL, GEQ, LSS, NEQ, LEQ, NON, ALL, ANY, NAL}\}\)), control is transferred to the specified location that is within \(-8 . . 7\) single-words of the current PC. If ALCOND is false, control is transferred to the next instruction. The number of single-words to skip is specified by OPCODE.SKIP.

Precision: The precision of OP 1 and OP2 is specified by the second modifier.

Formal Description:

\[
\text{define SKP. rel:alcond. } p:qhsd = \text{SOP [p;]} \text{ if rel(op1, op2) then Skip fi;}
\]

The following instructions compute the function "If RTA is Odd Then \(RTA + 3 \times RTA + 1\)\) repeatedly while \(RTA > 1\). Note that FASM determines the SW offset automatically from the JUMPDEST operand.

**THREEN:**

- \(\text{SKP.LEQ RTA, #1, DONE}\)
- \(\text{SKP.NON RTA, #1, RTAEVN}\)
- \(\text{MULT RTA, #3}\)
- ADD RTA, #1
- \(\text{QUO2 RTA, #1}\)
- JHPA THREEN

\(\text{DONE: ...}\)

Note: This is better than \(\text{QUO RTA, #2}\)
ISKP

Instruction:  **ISKP** .  \{GTR,EQL,GEQ,LSS,NEQ,LEQ\}

Class:  SOP  

Increment, then skip on condition

Purpose:  OP1+OP1+1. CARRY is not affected. Then if OP1 ACOND OP2 (where ACOND \in \{GTR,EQL,GEQ,LSS,NEQ,LEQ\}), control is transferred to a location that is within \(-8\ldots7\) single-words of the current PC. If ACOND is false, control is transferred to the next instruction. The number of single-words to skip is specified by OPCODE.SKP.

Side Effects:  INT.OVFL may be set by the incrementing operation.

Precision:  OP1 and OP2 are both single-words.

Formal Description:

define ISKP. rel: acond \in \{GTR,EQL,GEQ,LSS,NEQ,LEQ\}

\[ \text{SOP}[S,RW;S]Add(\text{op1, 1} \rightarrow \text{sum}, c, o\text{v\ next} \text{Int\ _Overflow? next} \text{if rel}(\text{sum, op2}) \text{then Skip fi also} \text{op1} \in \text{sum also} \text{Carry} + c); \]

The following is a typical loop of the form, “For location I-M Thru N Do ...”. The inner part of the loop must not exceed 8 SWs when assembled.

\[ \text{MOV I, M} \]

\[ \text{LOOP:} \]

\[ \ldots \]

\[ - \text{ISKP. LEQ I, N, LOOP} \]
DSKP

Instruction: DSKP . (GTR,EQL,GEQ,LSS,NEQ,LEQ)
Class: SOP
Decrement, then skip on condition

Purpose: OP  1-OP  1-1. CARRY is not affected. Then if OP1 ACOND OP2 is true (where ACOND\{GTR,EQL,GEQ,LSS,NEQ,LEQ\}), control is transferred to a location that is within −8 . . 7 single-words of the current PC. If ACOND is false, control is transferred to the next instruction. The number of single-words to skip is specified by OPCODE.SKP.

Side Effects: INT OVEL may be set by the decrementing operation.

Precision: OP 1 and OP2 are both single-words.

Formal Description:

\[
\text{define DSKP. rel: acond } \equiv \text{ SOP ES, RW; sl Subtract(op1,1) } \rightarrow \text{ dif, c, ov next Int_Overflow? next (if rel(dif,op2) then Skip fi also op1 } \times \text{ dif also Carry } \rightarrow c)\]

The following instructions search an array of N SWs starting at TABLE for the largest index I such that TABLE[I]=I. Assume that TABLE[0] contains 0 to ensure loop termination, and that N single-words follow this entry. In the following, I must be a register. Note that since the loop is one instruction long the SW skip offset is zero. The −1 added to the base address TABLE compensates for the fact that the address calculation occurs before the decrementation operation, but the skip condition is tested after the decrementation operation. In turn, "N+1" is used instead of "N" in the initialization to compensate for this compensation.

\[
\text{MOV I,} \langle N+1 \rangle \quad \text{is an assembly literal symbol}
\]

\[
\text{LOOP: DSKP.NEQ I,} \langle \text{TABLE}-1\rangle(I), \text{LOOP}
\]
**JMP**

**Instruction:** JMP \{(GTR, EQL, GEQ, LSS, NEQ, LEQ)\}

**Class:** JOP  

**Jump on condition**

**Purpose:** If \( OPI \) ACOND \( \text{NEXT}(OPI) \) is true (where ACOND \( \in \{\text{GTR}, \text{EQL}, \text{GEQ}, \text{LSS}, \text{NEQ}, \text{LEQ}\} \)), control is transferred to the location specified by JUMPDEST. If the condition is false, control is transferred to the next instruction.

**Precision:** \( OPI \) and \( \text{NEXT}(OPI) \) are both single-words.

**Formal Description:**

```plaintext
define JMP : rel : alcond \( \equiv \) JOP \( \{p, NR\} \) if rel \( \{op1, \text{NEXT}(op1)\} \) then JMP fi;
```

The following loop searches down a chain of pointers for a specified tail pointer FOOPTB. Let P be a register and HEAD the address of the first link in the chain. Note that NEXT(P) is implicitly used by this routine to hold the comparison operand.

```
MOV.D,D P,#HEAD \( \Rightarrow \) FOOPTB ; initialize P and \( \text{NEXT}(P) \)

LOOP: MOV P,(P)
JMP. NEQ P, LOOP
```

---

The page is from a computer science document discussing instruction descriptions. It provides an explanation of the JMP instruction, its purpose, and formal description, along with a code snippet illustrating its use in a loop search process.
JMPZ

Instruction: \textbf{JMPZ} \cdot \{\text{GTR,EQL,GEQ,LSS,NEQ,LEQ}\} \cdot \{Q,H,S,D\}

Class: JOP

Jump on condition relative to zero

Purpose: If $\text{OP1} \text{ ACOND} \text{ NEXT(OP1)}$ is true (where $\text{ACOND}\{\text{GTR, EQL, GEQ, LSS, NEQ, LEQ}\}$), control is transferred to the location specified by JUMPDEST. If the condition is false, control is transferred to the next instruction.

Precision: $\text{OP1}$ is a single-word.

Formal Description:

\begin{verbatim}
define JMPZ.rel:acond. p:qhsd = JOP[p] if rel(op1, 0) then Jump fi;
\end{verbatim}

The following jumps to A WAY if $\text{RTA} \leq 1.0$.

\begin{verbatim}
JMPZ.LEQ #c-1.8>(RTA), AWAY
\end{verbatim}
JMPA

Instruction: **JMPA**
Class: **JOP**

Jump always

Purpose: Jump unconditionally to JUMPDEST. OD1 must be identically zero or a hard trap will occur.

Formal Description:

define JMPA E JOP[x, u] Jump;

The following instruction jumps to the RTA-th address stored in the table at JVECTS.

JMPA <JVECTS(RTA)>
IJMP

Instruction: \( \text{I JMP . \{GTR,EQL,GEQ,LSS,NEQ,LEQ\}} \)
Class: JOP  
Increment, then jump on condition

Purpose: \( \text{OP}+\text{OP}+1 \). CARRY is not affected. Then if \( \text{OP}1 \) ACOND NEXT(OP 1) is true (where ACOND\(\in\{\text{GTR,EQL,GEQ,LSS,NEQ,LEQ}\}\)), control is transferred to the location specified by JUMPDEST. If the condition is false, control is transferred to the next instruction.

Side Effects: INT_OVFL may be set by the incrementing operation.

Precision: OP 1 and NEXT(OP 1) are both single-words.

Formal Description:

\[
\text{define } \text{IJMP} . \text{rel:acnd} = \text{JOP} \{p,NRW\} \text{Add} (\text{op}1,1) \Rightarrow \text{sum},c,\text{ov } \text{next}
\]

\[
\text{Int-Overflow? next}
\]

\[
\text{if rel } \left( \text{sum, Next (op1)} \right) \text{ then jump fi also}
\]

\[
\text{op}l \Leftarrow \text{sum also}
\]

\[
\text{Car ry} \Leftarrow c \}
\]

The following is a typical loop of the form, "For location \( \text{I} \rightarrow \text{M Thru N Do ...} \). The inner part of the loop may be any length when assembled.

\[
\begin{align*}
\text{MOV.D.01,[M=N]} & \\
\text{LOOP:} & \\
\cdots & \\
\text{I JMP.LEQ I,LOOP} & \\
\end{align*}
\]
**IJMPZ**

**Instruction:** \( \text{IJMPZ} \cdot \{\text{GTR, EQL, GEQ, LSS, NEQ, LEQ}\} \)

**Class:** JOP  \(\text{Increment, then jump on condition relative to zero}\)

**Purpose:** \(\text{OP} \leftarrow \text{OP} + 1\). \(\text{CARRY}\) is not affected. Then if \(\text{OP} \text{ ACOND} 0\) is true (where \(\text{ACOND} \in \{\text{GTR, EQL, GEQ, LSS, NEQ, LEQ}\}\)), control is transferred to the location specified by JUMPDEST. If the condition is false, control is transferred to the next instruction.

**Side Effects:** \(\text{INT OVFL}\) may be set by the incrementing operation.

**Precision:** \(\text{OP} 1\) is a single-word.

**Formal Description:**

\[\text{define } \text{IJMPZ, rel: acond} = \begin{array}{l}
\text{JOP}[p, \text{RW}] \\
\text{Add}(\text{op}1, 1) \rightarrow \text{sum, c, ov next}
\end{array}\]

\[\text{Int_Overflow? next}
\]

\[\text{(if rel(sum, 0) then Jump fi also op l} \leftarrow \text{sum also Carry} \leftarrow c);\]

The following increments \(N\) and jumps to AWAY if \(N=0\).

\[\text{IJMPZ, EQL N, AWAY}\]
§ 5.8 Instruction Descriptions

IJMPA

Instruction: **IJMPA**

Class: JOP  
Increment and jump always

Purpose: OP \( l \leftarrow OP + 1 \). CARRY is not affected. Jump unconditionally to JUMPDEST.

Side Effects: **INT_OVFL** may be set by the incrementing operation.

Precision: OP 1 is a single-word.

Formal Description:

\[
\text{define } \text{IJMPA} = \text{JOP}\{p, \text{RW}\} \text{Add}(op1, 1) \rightarrow \text{sum}, \text{c, ov next}
\]

\[
\text{Int_Overflow? next}
\]

\[
\text{(Jump also op 1 } \leftarrow \text{sum also Carry } + c); 
\]

The following is an extremely inefficient way to add RTA into RTB, assuming that integer overflow traps are disabled. However, it shows off the IJMPA instruction.

```
LOOP:   DSKP.EQL RTA,#-1   ; decrement RTA; skip next instruction if -1
        IJMPA RTB,LOOP       ; otherwise increment RTB and loop
```
DJMP

Instruction:  

Class:  

Decrement, then jump on condition

Purpose:  

CARRY is not affected. Then if OPl ACOND NEXT(OP 1) is true (where ACOND={GTR,EQL,GEQ,LSS,NEQ,LEQ}), control is transferred to the location specified by JUMPDEST. If the condition is false, control is transferred to the next instruction.

Side Effects: INT_OVFL may be set by the decrementing operation.

Precision: OP 1 and NEXT(OP 1) are both single-words.

Formal Description:

\[
\text{define DJMP.rel: acond \&-- JOP[p,NRW] \ Subtract (op1,1) \& dif, c, ov next} \\
\hspace{1cm} \text{Int_Overflow? next} \\
\hspace{1cm} \text{(if rel(dif, Next (op1)) then Jump fi also} \\
\hspace{1cm} \text{op1 \& dif also} \\
\hspace{1cm} \text{Carry + c);}
\]

The following is a typical loop of the form, “For location I=M Step -1 Thru N Do ...”. The inner part of the loop may be any length when assembled.

```
MOV.D.D I, [M=N] \; M,N are assembly literals

LOOP:

... 

DJMP,GEQ1,LOOP
```
**DJMPZ**

**Instruction:** DJMPZ . \{GTR,EQL,GEQ,LSS,NEQ,LEQ\}

**Class:** JOP

Decrement, then jump on condition relative to zero

**Purpose:** OP \(\uparrow\) OP \(\downarrow\). CARRY is not affected. Then if OP1 ACOND 0 is true (where ACOND \(\in\) \{GTR,EQL,GEQ,LSS,NEQ,LEQ\}), control is transferred to the location specified by JUMPDEST. If the condition is false, control is transferred to the next instruction.

**Side Effects:** INT.OVFL may be set by the decrementing operation.

**Precision:** OP 1 is a single-word.

**Formal Description:**

```latex
\textbf{define DJMPZ. rel:accond = JOP \{p,RW\} Subtract (op1,1) \rightarrow \text{diff}, \text{c}, \text{ov} next}
\text{Int.Overflow? next}
\text{(if rel(diff,0) then jump fi also op1\text{diff} also Carry \leftarrow c);}$$
```

The following decrements N and jumps to AWAY if N \(\neq\) 0.

DJMPZ.EQL N,AWAY
DJMPA

Instruction: **DJMPA**
Class: JOP

Decrement and jump always

Purpose: OP 1-OP I-1. CARRY is not affected. Jump unconditionally to JUMPDEST.

Side Effects: **INT_OVFL** may be set by the decrementing operation.

Precision: OP 1 is a single-word.

Formal Description:

```plaintext
define DJMPA = JOP[p, RW] Subtract (op1, i) → dif, c, ov next
   Int_Overflow? next
   (Jump also op1 ≠ dif also Carry ≠ c);

The following decrements N and jumps to AWAY.

   DJMPA N, AWAY```


BNDTRP

Instruction: **BNDTRP . {B,MIN,M1,0,1} . {Q,H,S,D}**

Class: XOP

Bounds check and trap on failure

Purpose: Check if OP1 and OP2 satisfy the bounds condition that is specified by the first modifier. If the condition is not satisfied then a bounds trap will occur. The following conditions are associated with the first modifier:

<table>
<thead>
<tr>
<th>Modifier</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>B - [Both]</td>
<td>OP1 ≤ OP2 ≤ NEXT(OP1)</td>
</tr>
<tr>
<td>MIN - [MINimum]</td>
<td>MINNUM ≤ OP2 ≤ OP1</td>
</tr>
<tr>
<td>M 1 - [Minus 1]</td>
<td>-1 ≤ OP2 ≤ OP1</td>
</tr>
<tr>
<td>0 - [Zero]</td>
<td>0 ≤ OP2 ≤ OP1</td>
</tr>
<tr>
<td>1 - [One]</td>
<td>1 ≤ OP2 ≤ OP1</td>
</tr>
</tbody>
</table>

Table 5-6

BNDTRP modifiers and meanings

Precision: The precision of OP1 and OP2 is specified by the second modifier.

The following two equivalent instructions both trap if |RTA| > 1.0

```
BNDTRP.B I-1.0 ≤1.0],RTA
BNDTRP.0 #c2.0c,#c1.0c(RTA)
```
5.9 Routine Linkage

Routine linkage instructions include the instructions to jump to and from subroutines and coroutines. Instructions are also provided for returning from traps and interrupts (see Section 6). The subroutine linkage conventions for the S-l are described in a separate document.

The JSR instruction is used to jump to subroutines. OP1 and the PC of the next instruction to be executed (PC-NEXTJNSTR) are pushed into the JSR save area (JSR_SAVE_AREA) on the stack. Its format is shown in Figure 5-4. Control is then passed to the routine at the address specified by JUMPDEST. See Section 4.1.4 for a description of how JUMPDEST is computed. Return from a subroutine is accomplished using the RETSR instruction. The stack is decremented so that the old OP1 value that was previously saved in the stack and the return address are now popped off and saved in OP1 and PCNEXTJNSTR respectively.

![Figure 5-4](image)

JSR Save Area Format

The JCR instruction is used to jump between coroutines. It allows easy transfer of control between two routines by using OP1, OP2, and NEXT(OP2) to transfer information. NEXT(OP2) contains the return address to the coroutine that is not currently executing. No locations on the stack are involved.

There are three return instructions that are used for returning from traps and interrupts. They restore different amounts of information including status words and the return PC. RET is used to return from instructions such as TRPSLF which do not save either PROC-STATUS or USER-STATUS in the save area. RETUS does a return and restores USER-STATUS. This is used for returning from soft-errors (see Section 6.1). RETFS does a return and restores full status, that is, both PROCSTATUS and USER-STATUS are loaded from the save area. Note that the return address is the first single-word from the end (highest memory location) of all save areas. PROCSTATUS (if present) is the second single-word, while USER-STATUS (if present) is the third single-word from the end of the save area. The formats of the save areas for traps and interrupts are shown in Figures 6-3 to 6-7. Note that the RETFS restores the entire PROCSTATUS word from the save area rather than loading partial processor status (as described in section 2.5.1).

There are two instructions that are used to force the processor to execute trap sequences under program control: TRPSLF and TRPEXE. TRPSLF can be used by either the executive or the user to cause a trap to one of the TRPSLF_VECS that exist in the same address space as the
instruction executing the TRPSLF instruction. TRPEXE can be used by either the executive or the user to cause a trap to the executive. The vectors for TRPEXE start at location TRPEXEVECS in the executive’s address space.

The TRPSLF and TRPEXE instructions both deliver parameters to their respective trap handlers by passing information in the form of two double-word trap parameter operands (TRP_PARM_OP[1,2][0..1]). See Figure 6-6. The interpretation of these operands depends on the value of the trap parameter descriptor single-word (TRAP_PARM_DESC_SW) which is located in the trap vector for both TRPSLF and TRPEXE (see Figure 6-2).

The TRP_PARM_DESC_SW forms an extension to the opcode by describing ways in which the trap parameter operands can be interpreted. It is a single-word consisting of the four quarter-words labeled QW[0..3] respectively. QW[0] and QW[1] must be identically zero. QW[2] describes how OP2 of the trapping instruction will be passed into the trap routine in the double-word TRP_PARM_OP[0:1]. QW[3] describes how OP1 of the trapping instruction will be passed into the trap routine in TRP_PARM_OP[0:1]. QW[2] and QW[3] have identical format and interpretation. They are interpreted as TMODE-fields (as described below).

The tables below show how the trap parameter operands are interpreted based on the value of TMODE. Table 5-7 lists the primary uses for the different values of TMODE. Table 5-8 shows how the contents of TRP_PARM_OP[1,2][0:1] are interpreted depending on the value of TMODE. This table also shows the cases that cause an error trap occurs when interpreting TMODE. The left or right arrows represent left or right justification with zero-filling respectively.

<table>
<thead>
<tr>
<th>TMODE</th>
<th>Primary Use</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Check an unused operand descriptor.</td>
</tr>
<tr>
<td>1</td>
<td>Deliver a PC-relative jump descriptor.</td>
</tr>
<tr>
<td>2</td>
<td>Deliver the entire operand descriptor.</td>
</tr>
<tr>
<td>3</td>
<td>Deliver a pointer operand (cannot be an immediate).</td>
</tr>
<tr>
<td>4</td>
<td>Deliver a quarter-word value operand.</td>
</tr>
<tr>
<td>5</td>
<td>Deliver a half-word value operand.</td>
</tr>
<tr>
<td>6</td>
<td>Deliver a single-word value operand.</td>
</tr>
<tr>
<td>7</td>
<td>Deliver a double-word value operand.</td>
</tr>
</tbody>
</table>

Table 5-7

TMODE Values and their Uses
<table>
<thead>
<tr>
<th>TMODE</th>
<th>Trap Condition</th>
<th>TRP_PARM_OP{1,2}[0]</th>
<th>TRP_PARM_OP{1,2}[1]</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;0</td>
<td>always</td>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td>0</td>
<td>OD{1,2} ≠ 0</td>
<td>undefined</td>
<td>undefined</td>
</tr>
<tr>
<td></td>
<td>never</td>
<td>→OD{1,2}</td>
<td>undefined</td>
</tr>
<tr>
<td>2</td>
<td>never</td>
<td>→OD{1,2}</td>
<td>extended word for OD{1,2}*</td>
</tr>
<tr>
<td>3</td>
<td>IMMED(OP{1,2})</td>
<td>ADDRESS(OP{1,2})**</td>
<td>undefined</td>
</tr>
<tr>
<td>4</td>
<td>never</td>
<td>QW +OP{1,2}***</td>
<td>undefined</td>
</tr>
<tr>
<td>5</td>
<td>HW alignment</td>
<td>HW +OP{1,2}***</td>
<td>undefined</td>
</tr>
<tr>
<td>6</td>
<td>SW alignment</td>
<td>SW OP{1,2}</td>
<td>undefined</td>
</tr>
<tr>
<td>7</td>
<td>SW alignment</td>
<td>OP{1,2}&lt;0:35&gt;</td>
<td>OP{1,2}&lt;36:71&gt;***</td>
</tr>
<tr>
<td>&gt;7</td>
<td>always</td>
<td>---</td>
<td>---</td>
</tr>
</tbody>
</table>

* If TMODE=2, then the extended word for OD\{1,2\} is stored in TRP_PARM_OP\{1,2\}[1] if the extended-word exists, otherwise TRP_PARM_OP\{1,2\}[1] is undefined.

** If TMODE=3, TRPEXE stores ADDRESS(OP\{1,2\}) with P-bit- 1.

× × × If TMODE= 4 . . 7 , immediates are properly sign-extended and justified according to the value of OD.F.

Table 5-8
Interpretation of TMODE

The RET instruction is used for returning from TRPSLF instructions since it pops OP1 parameters off the stack in addition to the return PC. RETFS is used to return from TRPEXE instructions since it restores the status words in addition to popping the PC and the parameters.
JSR

Instruction: **JSR**
Class: JOP

**Jump to subroutine**

Purpose: The return address and OP 1 are pushed onto the stack and SP is adjusted accordingly. The format of the JSR save area is shown in Figure 5-4. Control is then transferred to JUMPDEST. If this instruction would cause $SP > SL$, a hard trap will occur and the stack will not be affected. (The RETSR instruction is normally used to return from a subroutine called by JSR.)

Precision: A II operands involved are single-words.

Side Effects: $SP + 8$

The following pushes \texttt{ADDRESS(FOO)} and RTA on the stack before jumping to BAZ.

\begin{verbatim}
JSR RTA,BAZ
\end{verbatim}

FOO: \ldots \quad ; \text{return address}
**JCR**

Instruction: **JCR**  
Class: XOP  
Jump to coroutine

Purpose: **OP1** and **OP2** are exchanged. **NEXT(OP2)** is prefetched and stored temporarily. The **PC_NEXT_INSTR** of the routine that executed the JCR instruction is saved in **NEXT(OP2)**. The value **NEXT(OP2)** that was prefetched is then loaded into **PC** and control passes to the coroutine.

Precision: A 11 operands involved are single-words.

Suppose that each of two coroutines has an associated stack. Let there be a double-word “save area” **SAVE.AREA** which contains the stack pointer and program counter for the currently inactive coroutine. Whichever coroutine is actually running uses register **SP** as its stack pointer, and of course uses **PC** as its program counter. Then the following instruction makes the current coroutine inactive, and activates the other coroutine after setting up its stack pointer and saving the current one.

```
JCR SP, SAVE.AREA ; call other coroutine
```
ALLOC

Instruction: \texttt{ALLOC \{1..32\}}

Class: XOP

Allocate stack locations

Purpose: This instruction is commonly used to save registers on the stack. It causes 1..32
single-words starting at \texttt{ADDRESS(OP1)} to be moved into the memory locations starting
at \texttt{SP}. \texttt{OP2} is added to the value of \texttt{SP}, producing a new value for \texttt{SP} (\texttt{OP2} is therefore
a number of quarter-words, not a number of single-words). \texttt{OP2} should be at least as
large as four times the modifier, but this may not be checked for by the hardware. If this
instruction would cause \texttt{SP > SL}, a hard trap will occur and the stack will not be affected.
If the source and destination overlap, the result is undefined.

Side Effects: \texttt{SP + OP2}

Precision: All operands involved are single-words.

The following saves all the registers and reserves an additional DW on the stack as well.

\texttt{ALLOC.32 \%0, \%4*40+2>}

Note that the modifier is a decimal number, but the numbers in the operands are octal. The
same instruction could be written

\texttt{ALLOC.32 \%0, \%4*32+2>}

Page 179

Instruction Descriptions
RETSR

Instruction: **RETSR**
Class: XOP

Return from subroutine

Purpose: Return from a subroutine that was invoked by the JSR instruction. The stack pointed to by OP2 (usually SP) is decremented by eight, removing the saved OP1 value and the return address. OP1 is then loaded with this old OP1 value, and control is transferred to the location specified by the return address (See Section 5.9 for a description of the JSR instruction and the JSR save area).

Side Effects: \( SP + ADDRESS(O P2) - 8 \)

Precision: A 11 operands involved are single-words.

Formal Description:

\[
\text{define RETSR} = XOP E5; 5, NR \quad \text{Check Jump-Address (Next (op2) <6:35>) next} \\
(Sp + Address(op2) also \quad \text{op1} \leftarrow \text{op2 also} \quad \text{pc-nxt-instr} \leftarrow \text{Next(op2) <6:33>}); \\
\]

The following code calls BAZ, which returns to FOO, saving and restoring RTA on the stack. Assume SP is the stack pointer.

```
JSR RTA, BAZ

FOO: . . . ; return here

BAZ: . . . ; called routine

- RETSR RTA, (SP)
```
RET

Instruction: **RET**
Class: XOP  
Return and pop parameters

Purpose: Return from an exception without restoring registers. Note that OP 1=1 for a return from TRPSLF. OP1+1 single-words (OP1 parameters + return address) are popped off the stack pointed to by ADDRESS(OP2) (usually SP), and the stack is adjusted. All popped words except the return address are thrown away and ignored. Control is then transferred to the location specified by the return address.

Side Effects: ADDRESS(OP2)+ADDRESS(OP2)-4-OP 1x4

Precision: All operands involved are single-words.

Formal Description:

```
define RET = XOP [S, R; S, R] Check Jump Address(op2<6:35>) next
(Sp + Address(op2) - shift(op1, 2) also
pc-nxt-instr + op2<6:33>);

The following returns from a previous JSR call, throwing away the operand previously pushed on the stack by the JSR.

RET #1,(SP)
```
RETUS

Instruction: RETUS
Class: XOP

Return, restoring user status

Purpose: Return from an exception that requires USER-STATUS to be restored (e.g., soft traps). OP1+2 single-words (OP 1 parameters + old USER-STATUS + return address) are popped off the stack pointed to by ADDRESS(OP2), and the SP is adjusted. USER-STATUS is loaded from the value in the stack. All other popped words except the return address are thrown away and ignored. Control is then transferred to the location specified by the return address.

Side Effects: SP+ADDRESS(OP2)–8–OP1*4

Precision: All operands involved are single-words.

The following returns from a soft trap (The soft-trap save area is shown in Figure 6-4).

RETUS #11, (SP)
RETFS

Instruction: **RETFS**
Class: XOP  
Return, restoring full status

Purpose: Return from an exception that requires both USERSTATUS and PROCSTATUS to be restored (i.e., hard traps, TRPEXE and interrupts. See Section 6.6 for a description of the save areas associated with each of these). OP1+ 3 single-words (OP1 parameters + USER-STATUS + PROCSTATUS t return address) are popped off the stack, and the SP is adjusted. USER-STATUS is loaded from the value saved in the stack. The entire PROCSTATUS word is loaded from the value saved in the stack (as opposed to loading partial processor status; see Section 2.5.1 for a description of partial processor status). All other popped words except the return address are thrown away and ignored. Control is then transferred to the location specified by the return address.

Restrictions: Illegal in user mode.

Side Effects: SP+ADDRESS(OP2)-12-OP1*4

Precision: A 11 operands involved are single-words.

The following returns from an interrupt.

RETFS #1,(SP)
TRPSLF

Instruction: TRPSLF . { 0 . . 63 }
Class: XOP

Purpose: Causes a trap to a routine in the current address space. The trap vectors start at location TRPSLF_VECS in the current address space. A particular vector in this block is selected by the modifier. The trap vector specifies a handler address and a TRP_PARM_DESC_SW. The save area contains two double-word trap operands, PC, and PC_NEXT_INSTR. The interpretation of the operands is based on the TMODE fields in TRP_PARM_DESC_SW. See Section 5.9 for a complete discussion of these fields and how they are interpreted.

The following causes a trap to the “number 0” trap routine in the current address space with operands X and Y.

TRPSLF, 0X, Y
TRPEXE

Instruction: TRPEXE . { 0 .. 63 }
Class: XOP

Purpose: Causes a trap to a routine in the executive’s address space. The trap vectors start at location TRPEXE_VECs in the executive’s address space. A particular vector in this block is selected by the modifier. The trap vector specifies a handler address, a TRP-PARMDESCSW, USERSTATUS and PROCSTATUS. The save area contains two double-word trap operands, PC, the old USER-STATUS and PROCSTATUS, and PCNEXTJNSTR. The interpretation of the operands is based on the TMODE fields in TRP-PARMDESCSW. See Section 5.9 for a complete discussion of the uses of TRPEXE.

The following causes a trap to the “number 0” trap routine in the executive’s address space with operands X and Y.

   TRPEXE. 0 X, Y
5.10 Stack

A stack is specified by any two consecutive single-words in memory (or in registers). The S-l interprets these locations as a stack-painter and a stack-limit. The meaning of these terms differs slightly whether we are talking about upward-growing stacks or downward-growing stacks. The interpretation of which of these two single-words is the stack-pointer and which is the stack-limit depends on whether we are talking about upward-growing stacks or downward-growing stacks. In the description of stacks that follows, note that an upward-growing stack and a downward-growing stack can exist together in memory at the same time. In this case, the same register is used for the SP of the upward-growing stack as is used for the SL of the downward-growing stack (and vice-versa!).

Upward-growing stacks grow towards higher memory locations. Instructions that operate on upward-growing stacks use the “UP” modifier with the stack instruction. For upward-growing stacks, OP is the stack-pointer and \texttt{NEXT(OP)} is the stack-limit. The stack-pointer points to the next free location on the stack. Thus, a push onto an upward-growing stack involves saving the value in the location specified by the stack-pointer and then incrementing the stack pointer. The stack-limit for an upward-growing stack is the location immediately following the stack-pointer (i.e., stack-limit=\texttt{NEXT(stack-pointer)}). It points to the first location beyond the end of the stack.

Downward-growing stacks grow towards lower memory locations. Instructions that operate on downward-growing stacks use the "DN" modifier with the stack instruction. For downward-growing stacks, OP is the stack-limit and \texttt{NEXT(OP)} is the stack-pointer. The stack-pointer points to the top item on the stack. Thus, a push onto a downward-growing stack involves incrementing the stack pointer and then saving the operand in this location. The stack-limit for an upward-growing stack is the location immediately preceding the stack-pointer. It points to the last stack location into which information can be stored.

The \texttt{SPJD} field of USER-STATUS specifies a particular upward-growing stack for implicit use by certain instructions such as JSR and \texttt{ALLOC}; the SP and SL for this stack must be in registers. By contrast, the instructions in this section can operate on any arbitrary stack specified by an explicit operand,
ADJSP

Instruction: **ADJSP \{{\text{UP, DN}}\}**

Class: XOP  

Ad just (arbitrary) stack pointer

Purpose: Adjust the size of an [upward-growing, downward-growing] stack. OP2 is the a single-word two’s-complement number which is (added to, subtracted from) OP1 for ADJSP.\{{\text{UP, DN}}\}. Thus, ADJSP with a positive OP2 makes a stack larger while AD JSP with a negative OP2 makes a stack smaller.

Side Effects: If OP1 + OP2 > NEXT(OP1) for ADJSP.UP or NEXT(OP1) - OP2 < OP1 for ADJSP.DN, a hard trap will occur.

**Precision:** Both OP1 and OP2 are single-words.

The following throws away the top 4 stack elements. Let SPL be the address of a stack pointer/limit DW.

```
ADJSP, UP SPL, #-4
```
PUSH

Instruction: \textbf{PUSH} \{UP,DN\} \{Q,H,S,D\}

Class: XOP

Purpose: Push OP2 with precision specified by the second modifier onto an upward-growing or downward-growing stack.

Side Effects: If \(\text{OP}_1+\{1,2,4,8\} > \text{NEXT(\text{OP}_1)}\) for \text{PUSHUP} or \(\text{NEXT(\text{OP}_1)} -\{1,2,4,8\} < \text{OP}_1\) for \text{PUSH.DN}, a hard trap will occur.

Precision: Both \text{OP}_1 and \text{OP}_2 are single-words.

The following pushes RTA on a stack. Let SPL be the address of a stack.

\texttt{PUSH, UP SPL, RTA}
POP

Instruction: **POP .{UP,DN} .{Q,H,S,D}**

Class: **XOP**

Pop from (arbitrary) stack

Purpose: Pop OP2 with precision specified by the second modifier off of an upward-growing or downward-growing stack.

Precision: Both OP1 and OP2 are single-words.

The following pops the top value on a stack into RTA. Let SPL be the address of a stack pointer/limit DW.

```
POP.UP SPL,RTA
```
5.11 Byte

The byte data types (single-word and double-word) are described in Section 3.5. Byte pointers and byte selectors are described in Section 3.6. Byte instructions access bytes via byte pointers.

<table>
<thead>
<tr>
<th>P</th>
<th>IREG</th>
<th>ADDR</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>POSITION</td>
<td>LENGTH</td>
<td></td>
</tr>
<tr>
<td>01</td>
<td>56</td>
<td>17 18</td>
</tr>
</tbody>
</table>

Figure 5-5
Byte Pointer

The instruction modifier \{S,D\} specifies the byte precision that the instruction works with (S=single-word byte, D=double-word byte). Let MBL be the maximum byte length for a given precision byte. Single-word bytes have \(\text{MBL} = 36\). Double-word bytes have \(\text{MBL} = 72\). Any byte instruction will hard-trap if \(\text{POSITION} + \text{LENGTH} > \text{MBL}\). Furthermore, the IAP must point to the beginning of a single-word or the instructions will hard-trap. This restriction on the IAP and the rule concerning MBL implies that single-word bytes may not cross single-word boundaries.

There are three immediate instructions which use only a byte selector (a \(<\text{position, length}>\) single-word) to access an immediate byte.
**LBYT**

Instruction: LBYT \{S,D\}

Class: XOP

Load (unsigned) byte

Purpose: OP2 is the (source) byte pointer. OP1 is the destination word which receives the zero-extended byte. POSITION+LENGTH=MBL causes a hard trap.

**Precision:** OP1 has the same precision as the modifier. OP2 is a byte pointer. OP2 points to a byte with a precision specified by the modifier.

The following sets RTA to the exponent field of the single-word floating-point number X

LBYT RTA, \{x\#1,113\}
LIBYT

Instruction: **LIBYT \{S,D\}**

Class: TOP

Load immediate (unsigned) byte

Purpose: S2 is the (source) byte selector. S1 contains the (source) immediate byte. DEST receives the zero-extended byte.

Precision: S1 and DEST have the same precision as the modifier. S2 is a byte selector. The byte contained in S1 has the same precision as the modifier.

The following sets RTA to the exponent field of the single-word floating-point number 1

```
LIBYT RTA,X,#c1,,112
```
Instruction: **LSBYT . {S,D}**
Class: XOP

Load signed byte

Purpose: OP2 is the (source) byte pointer. OP1 is the destination word which receives the sign-extended byte. POSITION+LENGTH>MBL causes a hard trap.

Precision: OP1 has the same precision as the modifier. OP2 is a byte-pointer. OP2 points to a byte with a precision specified by the modifier.

The following sets RTA to the signed value of the sign and exponent fields of the single-word floating-point number X.

\[
\text{LSBYT RTA, } [X \in 121]
\]
LISBYT

Instruction: **LISBYT**(S,D)

Class: TOP

Load immediate signed byte

Purpose: S2 is the (source) byte selector. S1 contains the (source) immediate byte. DEST receives the sign-extended byte.

Precision: S1 and DEST have the same precision as the modifier. S2 is a byte selector. The byte contained in S1 has the same precision as the modifier.

The following sets RTA to the signed value of the sign and exponent fields of the single-word floating-point number X. Notice that a short constant can be used, because the position of the byte is zero.

```
LISBYT RTA,X,#12
```
Instruction: **DBYT .{S,D}**

Class: XOP

**DBYT**

Deposit byte

Purpose: OP2 contains, as its low-order bits, the byte to be stored. OP1 is the byte pointer that locates the byte to be replaced.

Precision: OP1 is a byte pointer. It points to a byte with the same precision as the modifier. OP2 has the same precision as the modifier.

The following sets the mantissa of the single-word floating-point number X to the twenty-six low order bits of RTA.

\[
\text{DBYT IX } 12..321,RTA
\]
DIBYT

Instruction: \textbf{DIBYT \{S,D\}}
Class: TOP

Deposit immediate byte

Purpose: DEST is the destination word for the immediate byte. \texttt{S1} contains, as its low order bits, the byte to be stored. \texttt{S2} is the byte selector that controls the placement of the byte in DEST.

Precision: \texttt{S1} and DEST have the same precision as the modifier. \texttt{S2} is a byte selector.

The following sets the exponent field of the single-word floating-point number in RTA to zero.

\texttt{DIBYT RTA,\#0,\#c1,11c}
Instruction: **ADJBP .{S,D}**

Class: TOP  
Adjust byte pointer

Purpose: SI is the source byte pointer. S2 specifies the number of bytes to adjust S1 by. DEST receives S1 adjusted by the number of bytes specified by S2. In more detail, if S1.LENGTH=0 then S1 is copied into DEST. Otherwise, DEST becomes S1 adjusted forward or backwards by S2. If S2 is positive, the byte pointer is advanced. If S2 is negative, the byte pointer is backed up. S2=0 causes S1 to be copied into DEST. The adjustment assumes that single-word bytes are contained in single-words and double-word bytes are contained in double-words (i.e., POSITION+LENGTH≤MBL). The adjustment will not cause DEST.ADDR to overflow into DEST.IREG. Instead, the adjustment is done modulo $2^{30}$ (no hard trap occurs on wrap-around).

Precision: SI and DEST are byte pointers and the bytes they specify have precision equal to the modifier- S2 is a single-word.

The following advances the byte pointer at BP by one byte.

```
ADJBP BP, #1
```

Suppose that TABLE is a vector of NBYTES four-bit bytes, packed nine per single-word. Suppose that a purported index into this table is in RTB. This code checks the purported index for validity and then produces the desired byte in RTA, or zero if the index was invalid. It produces a flag indicating whether the index is valid, and then selects one of two byte pointers to adjust. If the index is valid, a byte pointer to the beginning of the table is adjusted to point to the desired byte; if not, a byte pointer to a zero-length byte is produced. Loading a byte using a zero-length byte pointer always produces a zero. Note the "#3" in the ADJBP instruction: it causes the indexing by RTA to be double-word indexing, because byte pointers are two words long.

```
BNDF.S RTA,#cNBYTES-1>,RTB ;RTA←-1 if index okay, else 0
ADJBP RTA,#cBPTRS+10>(RTA),#13,RTB: get ptr to desired byte, or null ptr
LBYT RTA,RTA: load byte into RTA
...
```

**BPTRs:**

```
BPTRs: TABLE #0,,4 ;byte pointer to beginning of TABLE
        TABLE #0,,0 ;zero-length byte pointer
```
5.12 Bit

Bit instructions operate on the boolean data type. These instructions are concerned with individual bits and their ordering. BITRV and BITRVV reverse the order of the low-order bits of a word. BITEX and BITEXV extract bits from a word, according to a mask, and then squeeze them to the right of the destination. This is useful for extracting a set of flags in order to do an N-way branch on them. BITCNT counts the number of one-bits in a word. This was designed for counting the number of elements in a PASCAL set. BITFST gives the position of the first (left-most) one bit in a word. This is useful for computing the index of the first element of a PASCAL set.
Instruction: **BITRV.\{Q,H,S,D\}**  
Class: **TOP**  
Bit reverse

Purpose: Reverse the order of the S2 low-order bits of S1, and zero-extend the result into **DEST**.

Precision: S1 and DEST have the same precision as the modifier. S2 is a single-word.

Formal Description:

```plaintext
define BITRV. p1 qhsd = TOP \{p1; p1; S\} if (s2 < 0) \lor (s2 > Bits(p)) then Hard-Error else dest \leftarrow Reverse_Bits(S1, s2) fi;
```

The following reverses all nine bits of its operand.

```
BITRV.Q RTA,#c123>,#11 ;RTA=624
```
**BITRVV**

Instruction: **BITRVV (Q,H,S,D)**

Class: TOP Bit reverse reverse

Purpose: Reverse the order of the low-order bits of S2, and zero-extend the result into DEST.

Precision: S2 and DEST have the same precision as the modifier. S1 is a single-word.

Formal Description:

```
define BITRVV, p:qhsd = TOP [p; p; S] if (S1 < 0) or (S1 > Bits (p))
   then Hard-Error
   else dest = Reverse_Bits(s2, S1)
fi;
```

The following reverses all nine bits in the operand.

```
BITRVV RTA, #11, #6240 ; RTA=123
```
$\textbf{BITEX}$

**Instruction: BITEX \{Q,H,S,D\}**

**Class: TOP**

Bit extract

**Purpose:** Extract the bits of S1 selected by the one-bits of S2. Squeeze these selected bits to the right and zero-extended into DEST.

**Precision:** S1, S2, and DEST all have the precision specified by the modifier.

**Formal Description:**

\[
\text{define BITEX} \quad \text{TOP} \{p; p; p\} \quad \text{dest} \triangleq \text{Extract-Bits} \quad \{S1, S2\};
\]

The following extracts alternate bits from the operand.

\[
\text{BITEX} \quad \text{QRTA}, \#c765, \#c525; \quad \text{RTA} = 37
\]

This code does an eight-way dispatch based on CARRY, INT.Z.DIV.MODE, and FLAGS<0> in USER-STATUS.

\[
\text{RUS RTA} \quad \text{; read USER-STATUS into RTA}
\]

\[
\text{BITEX RTA}, \#c01000, \#400010; \quad \text{select bits}
\]

\[
\text{JMPA c\#DISPTABLE\{RTA\}12} \quad \text{; dispatch through table of IAPs}
\]

**DISPTABLE:**

NDNEDFTHEM

\[; \text{to this address if no bits were set}\]

FLAG

\[; \text{to this address if only FLAG<0> set}\]

ZDIV

\[; \text{and so on...}\]

ZDIVFLAG

CARRY

CARRYFLAG

CARRYZDIV

CARRYZDIVFLAG
BITEXV

Instruction: BITEXV. \{Q,H,S,D\}
Class: TOP

Purpose: Extract the bits of S2 selected by the one-bits of S1. Squeeze these selected bits to the right and zero-extended into DEST.

Precision: S1, S2, and DEST all have the precision specified by the modifier.

Formal Description:

\[
\text{define BITEXV. } p | q | h | s | d | \text{ TOP}[p; p; p] \text{ dest } = \text{ Extract-Bits}(s2, S1); \]

The following extracts a group of seven bits from the operand.

\[
\text{BITEXV.Q RTA,#<765>,#<525> } ; \text{ RTA-127} \]
BITCNT

Instruction: BITCNT \{Q,H,S,D\}
Class: XOP

Purpose: \textit{OP1} is a \textit{-number} of one bits in \textit{OP2}

Precision: \textit{OP1} is a single-word. \textit{OP2} has the same precision as the modifier.

Formal Description:

\[ \text{define BITCNT,}\ p:q_{\text{hsd}} = \text{XOP}[S; p] \text{ op1 = Number of 1 Bits (op2)}; \]

The following sets RTA (flag-style) if RTA has odd parity.

\[
\begin{align*}
\text{BITCNT RTA,RTA} \\
\text{CMPSF.ALL RTA,}\#1
\end{align*}
\]

The parity of an arbitrarily long block of bits can be obtained by using the XOR instruction to condense the block. (The XOR operation essentially causes pairs of one-bits to cancel.) If TABLE is a block of N single-words (N\(>2\)), this code sets RTA (flag-style) if TABLE has odd parity.

\[
\begin{align*}
\text{XOR RTA,cTABLE+N-1},cTABLE+N-2;RTA \text{ gets XOR of two words} \\
\text{MOV RTB,}\#n-3; \text{RTB counts all other words} \\
\text{LOOP: XOR RTA,cTABLE>(RTB); XOR in next word} \\
\text{DSKP.GEQ RTB,}\#8,\text{LOOP; loop until all words done} \\
\text{BITCNT RTA,RTB; count result as before} \\
\text{CMPSF.ALL RTA,}\#1
\end{align*}
\]

A non-zero integral power of two always has a two's-complement representation with exactly one bit set. Assuming that \texttt{HUNOZ} contains a positive single-word integer, this code jumps to \texttt{TWOPOWER} if \texttt{HUNOZ} is an exact power of two.

\[
\begin{align*}
\text{BITCNT RTA,HUNOZ; RTA+1 if HUNOZ is a power of two} \\
\text{DJMPZ.EQL RTA,TWOPOWER; jump to TWOPOWER if RTA-1 is zero}
\end{align*}
\]

If zero is to be considered a power of two, \texttt{DJMPZ.EQL} can be changed to \texttt{DJMPZ.LEQ}.

Alternatively, a trick involving the NEG instruction can be used instead.
**BITFST**

Instruction: **BITFST** . \{Q,H,S,D\}

Class: XOP

Bit number of first one bit

Purpose: If \( OP2 = \) 0 then \( OP1 \) 1 else \( OP1 \) 1-bit number of the leftmost one bit in \( OP2 \)

Precision: \( OP1 \) is a single-word. \( OP2 \) has the same precision as the modifier.

Formal Description:

```plaintext
define BITFST.p:qhsd XOP [S1,p] op1 = Number_of_First_1_Bit(op2);
```

The following sets RTA to \( \text{floor}(\log_2(\text{RTA})) \) with RTA assumed to be a non-zero unsigned single-word integer.

```plaintext
BITFST RTA,RTA
SUBV RTA,#c43>
```

Suppose that location MASK contains a non-zero single-word. This piece of code constructs a byte pointer in (double-word) RTA to the smallest byte containing all the one-bits in WUNOZ.

```plaintext
BITFST RTA,HUNOZ ; number of leading zero bits
BITRV RTA1,HUNOZ,#c36>; reverse HUNOZ into RTA1
BITFST RTA1 ; number of trailing zero bits
ADD RTA1,RTA ; number of surrounding zero bits
SUBV RTA1,#c36>; length of smallest containing byte
MOV.H,D RTA1,RTA ; put position in high halfword of RTA1
MOVADR RTA,HUNOZ ; make IAP to HUNOZ in RTA
```
5.13 Block

Blocks are discussed in Sections 3.7. The instructions in this section are used for comparing, moving, and initializing blocks. Block I/O instructions are described in Section 5.17.

STRCMP is used to compare two blocks (or strings). BLKINI initializes a block to a given scalar value. BLKMOV copies one block to another location. BLKID does a BLKMOV, but transfer a block from an INSTRUCTION page to a DATA page. This allows instructions to be accessed as data. BLKDI transfers from a DATA page to an INSTRUCTION page, allowing data to be executed as instructions. See Section 2.3.2 for a discussion of INSTRUCTION and DATA pages.
**STRCMP**

Instruction: **STRCMP.\{RTA,RTB\}**  
Class: XOP  String compare

**Purpose:** Consider the two blocks \(OP_1\) and \(OP_2\) to be strings of quarter-word characters. The blocks have the same length. \{RTA,RTB\} contains the block length in quarter-words. Signed comparison is used, and each quarter-word character is compared separately. The result of the comparison is computed as shown in the following table and is stored back into \{RTA,RTB\}. The result values are designed to have two useful properties. First, the result (as a signed integer) bears the same relation to zero that \(STRING_1\) does to \(STRING_2\). Second, the value can be used as an index into the string no matter what the result, because bit 0 being set does not affect indexing.

**Caution:** This instruction may cause a non-zero value to be stored in INSTRUCTION-STATE.

<table>
<thead>
<tr>
<th>Condition</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>(STRING_1 = STRING_2)</td>
<td>0</td>
</tr>
<tr>
<td>(STRING_1 &gt; STRING_2)</td>
<td>(n)</td>
</tr>
<tr>
<td>(STRING_1 &lt; STRING_2)</td>
<td>(-2^{35} + n) (i.e MINNUM+n)</td>
</tr>
</tbody>
</table>

where \(n\) is the position of the first character to differ

Table 5-9  
STRCMP Results

-Precision: \(OP_1\) and \(OP_2\) are blocks. The elements of the blocks are quarter-words. RTA and RTB are single words.
The following sets RTA to the result of comparing the eighty-character blocks at X \ and \ Y.\n
\[
\text{MOV RTA,} \ ?120 \\
\text{STRCMP.RTA X,Y}
\]

;120\ octal = 80\ decimal

The following illustrates a more general sort of comparison. Assume that XLENGTH contains the length of a string beginning at X and YLENGTH that of string at Y. For the purposes of this comparison we will imagine that appended to the two strings are infinitely many imaginary characters defined to be “less than” all real characters. We will then define the result of the comparison as the result of a STRCMP performed on these extended strings. (This definition is similar to that used in some high-level languages).

\[
\begin{align*}
\text{MIN RTA,} \ &\text{XLENGTH,} \ \text{YLENGTH} \\
\text{INC RTB,} \ &\text{RTA} \\
\text{STRCMP.RTA X,Y} \\
\text{JMPZ.NEQ RTA,} \ &\text{DONE} \\
\text{SKP.EQL XLENGTH,} \ \text{YLENGTH,} \ &\text{DONE} \\
\text{MOV RTA,} \ &\text{RTB} \\
\text{SKP.LEQ XLENGTH,} \ \text{YLENGTH,} \ &\text{DONE} \\
\text{OR RTA,} \ &\text{#c400000,,} \ &\text{05} \\
\end{align*}
\]

\text{DONE:} \ldots

;set RTA to minimum real length
; save one greater in RTB for unequal case
; do comparison
; difference found
; done if strings are equal length
; RTB is index of “imaginary” character
; set high-order bit if necessary
; or DIBYT RTA, #1, #1 to save a word!
; RTA contains result
BLKMOV

Instruction: **BLKMOV . {RTA,RTB}**

Class: XOP  Block move

**Purpose:** OP2 is the source block. OP1 is the destination block. {RTA,RTB} specifies which register contains the quarter-word transfer length.

The semantics of the BLKMOV instruction are such that if the source and destination blocks overlap, no word in the source block is overwritten until after it has been transferred to the destination block.

**Caution:** This instruction may cause a non-zero value to be stored in INSTRUCTION-STATE.

**Precision:** OP1 and OP2 are blocks. The elements of the block have quarter-word precision. RTA and RTB are single-words.

The following moves all registers into an area starting at RECS. The original contents of RTA must be saved temporarily in SAVRTA since RTA is used to contain the quarter-word transfer length.

```
SLR, 4 SAVRTA, ½4*0 ; save RTA and load with transfer length
BLKMOV, RTA REGS, %0 ; do block transfer
MOV REGS+4*RTA, SAVRTA ; fix up saved RTA
```
BLKINI

Instruction: \texttt{BLKINI} \cdot \texttt{\{RTA,RTB\}} \cdot \texttt{\{Q,H,S,D\}}

Class: XOP \hspace{1cm} \text{Block initialize}

Purpose: \texttt{OP2} is the scalar initialization value. \texttt{OP1} is the block to be initialized. \texttt{\{RTA,RTB\}} specifies the register containing the number of quarter-words to be initialized.

Caution: This instruction may cause a non-zero value to be stored in INSTRUCTION-STATE.

Precision: \texttt{OP1} is a block. \texttt{OP2} has the same precision as the second modifier. The elements of the block also have the same precision as the second modifier. A hard trap will occur if the contents of \texttt{\{RTA,RTB\}} is not a multiple of the block-element precision. \texttt{RTA} and \texttt{RTB} are single-words.

The following zeros registers 8 through 31.

\begin{verbatim}
MOV RTA, ?4*30 ; set RTA to number of QWs
BLKINI.RTA %8,#0 ; initialize block
\end{verbatim}
BLKID

Instruction: \textbf{BLKID : \{RTA,RTB\}}

Class: XOP \hspace{1cm} \text{Block transfer instructions to data}

Purpose: OP2 is the source block. OP1 is the destination block. \{RTA,RTB\} specifies which register contains the quarter-word transfer length. The source block must be on a page(s) marked with \text{INSTRUCTION4}. The destination block must be on a page(s) marked with \text{DATA= 1}.

Caution: This instruction may cause a non-zero value to be stored in \text{INSTRUCTION-STATE}.

Precision: OP1 and OP2 are blocks. The elements of the block have quarter-word precision. RTA and RTB are single-words.

The following transfers a single word instruction at \text{INST} into RTA.

\begin{verbatim}
NOV RTA, ?4 ; load RTA with QW transfer length
BLKIO.RTA, INST ; load RTA with instruction
\end{verbatim}
BLKDI

Instruction:  BLKDI . (RTA,RTB)

Class: XOP          Block transfer data to instructions

Purpose: OP2 is the source block. OP1 is the destination block. \{RTA,RTB\} specifies which register contains the quarter-word transfer length. The source block must be on a page(s) marked with DATA-1. The destination block must be on a page(s) marked with INSTRUCTION-4.

Caution: This instruction may cause a non-zero value to be stored in INSTRUCTION-STATE.

Precision: OP1 and OP2 are blocks. The elements of the block have quarter-word precision. RTA and RTB are single-words.

The following transfers a DW value in RTA to a two word instruction at INST.

```
MOV RTB,10 ; set RTB to QW transfer length
BLKDI.RTB INST,RTA ; move RTA to instruction space
```
5.14 Status

Status instructions are used to manipulate the USER-STATUS and PROC_STATUS words. Instructions exist for reading, writing, and jumping based on logical conditions (LCONDS). The LCONDS are described in Section 5.6. See Section 2.5 for a description of the status words.
RUS

Instruction: **RUS**
Class: XOP
Purpose: OP 1-USER-STATUS. OP2 is unused.
Precision: OP 1 is a single-word. OP2 is unused (OD2 must equal zero).

The following sets RTA to USER-STATUS. Note *that* FASM supplies *the* zero operand.

RUS RTA
JUS

Instruction: \textbf{JUS. \{NON,ALL,ANY,NAL\}}
Class: JOP

Jump on selected user status bits

Purpose: If \texttt{OP LCOND USER-STATUS} (where \texttt{LCOND[\{NON,ALL,ANY,NAL\}]} is true, control is transferred to the location specified by JUMPDEST.

Precision: All operands concerned are single-words.

Let \texttt{ERRORS} be a mask for several bits in USER-STATUS. The following jumps to ZIP if any of these bits are set.

\[ \texttt{JUS ERROR&ZIP} \]
JUSCLR

Instruction: JUSCLR . \{NON,ALL,ANY,NAL\}
Class: JOP

Jump on selected user status bits and clear

Purpose: TEMP-USER-STATUS. USER-STATUS is then loaded according to
USER-STATUS-USER-STATUS\_one\_complement(OP1). If OP1 LCOND TEMP
(where LCOND(\{NON,ALL,ANY,NAL\}) is true, control is transferred to the location
specified by JUMPDEST. Note that a hard trap will occur if clearing the specified bits
would produce an illegal value for USER-STATUS.

Precision: All operands concerned are single-words.

Let ZDIV be the mask for the INT_Z_DIV bit in USER-STATUS. The following jumps to
YOW and clears this bit if it is set.

\[
\text{JUSCLR . ALL ZD IV, YDW}
\]
WUSJMP

Instruction: **WUSJMP**
Class: **JOP**  
Write user status and jump

**Purpose:** **USER-STATUS+OPI.** Control is then transferred to the location specified by JUMPDEST. Note that a hard trap will occur if an illegal value of USER-STATUS is specified.

**Precision:** All operands concerned are single-words.

The following sets the USER-STATUS to **NEWUS** and jumps to AWAY.

```
WUSJMP NEWUS, AWAY
```
SETUS

Instruction: **SETUS**
Class: XOP

Set specified user status bits

Purpose: **USER_STATUS**&nbsp;&nbsp;**USER_STATUS**&nbsp;&nbsp;**OP1**. **OP2** is unused. Note that a hard trap will occur if an illegal value of **USER-STATUS** is specified.

Precision: **OP1** is a single-word. **OP2** is unused (**OD2** must equal zero).

The following sets the low order bit in **USER-STATUS**.

| SETUS #1 |  |
CLRUS

Instruction: **CLRUS**
Class: XOP Clear specified user status bits

**Purpose:** $\text{USER\_STATUS} + \text{USER\_STATUS} \cdot \text{one's-complement}(\text{OP} \ 1)$. OP2 is unused. Note that a hard trap will occur if an illegal value of USER-STATUS is specified. The JUSCLR instruction can clear specified user status bits and simultaneously test them.

**Precision:** OP 1 is a single-word. OP2 is unused (OD2 must equal zero).

The following clears the low order bit in USER-STATUS.
Instruction: **RSPID**
Class: XOP

Purpose: **OP1** - USER STATUS SP_ID. **OP2** is unused.

Precision: **OP1** is a single-word. **OP2** is unused (**OD2** must equal zero).

The following loads the top stack element into RTA, without first knowing which register is the stack pointer (as long as it is not RTA!).

```
RSPID RTA
MOV RTA, cep(RTA) + 2
```

; RTA+stack register number
; RTA+top of stack
Instruction: **WSPID**

Class: XOP Write SPJD

Purpose: **USER_STATUS.SP_ID+OP1**. If \( OP1 > 31 \) or \( OP1 < 0 \), the result is undefined. A hard trap will occur if \( OP1 = 3 \) or \( OP1 = 31 \) (these are illegal values for \( SP_ID \)). OP2 is unused.

Precision: OP1 is a single-word. OP2 is unused (OD2 must equal zero).

The following sets the stack pointer/limit to the last two registers.

\[
\text{WSPID } #36 ; SP=%36, SL=%37
\]
RRNDMD

Instruction: **RRNDMD**
Class: XOP

Purpose: OP 1=USER_STATUS.RND_MODE. OP2 is unused. See Section 5.3.1 for a description of rounding modes.

Precision: OP 1 is a single-word. OP2 is unused (OD2 must equal zero).

The following jumps to FLOOR if floor rounding is specified by USER-STATUS.

```assembly
RRNDMD RTA
JMPZ.EQL RTA,FLOOR
```
WRNDMD

Instruction: WRNDMD
Class: XOP

Purpose: USER_STATUS.RND_MODE=OP1. If OP1>31 or OP1<0, the result is undefined. OP2 is unused. See Section 5.3.1 for a description of rounding modes.

Precision: OP1 is a single-word. OP2 is unused (OD2 must equal zero).

The following sets the USER-STATUS to specify floor rounding.

WRNDMD #3
RPS

Instruction: \texttt{RPS} \\
Class: XOP \\

Purpose: \texttt{OP \_PROC\_STATUS}. \texttt{OP2} is unused.

Restrictions: Illegal in user mode.

Precision: \texttt{OP 1} is a single-word. \texttt{OP2} is unused (OD2 must equal zero).

The following sets RTA to \texttt{PROC\_STATUS}.

\begin{verbatim}
RPS RTA
\end{verbatim}
WFSJMP

Instruction: WFSJMP
Class: JOP

Write full status and jump

Purpose: USER STATUS=OP 1. PROC STATUS=NEXT(OP 1). Note that NEXT(OP 1) is loaded directly into PROCSTATUS without interpreting the PREV/CRNT_FILE or PREV/CRNT_MODE fields in the special way that is done when loading partial processor status. (See Section 2.5.1 for a discussion of processor status.) Note that a hard trap will occur if an illegal value of PROCSTATUS is specified.

Restrictions: Illegal in user mode.

Precision: All operands concerned are single-words.

The following sets PROCSTATUS to NEWPST and jumps to BRAZIL.

WFSJMP  NEWPST,BRAZIL
### RCFILE

**Instruction:** RCFILE

**Class:** XOP

**Purpose:** OP 1 is PROC_STATUS.CRTN_FILE. OP2 is unused.

**Restrictions:** Illegal in user mode.

**Precision:** OP 1 is a single-word, OP2 is unused (OD2 must equal zero).

The following sets RTA to the current file number.

```
RCFILE RTA
```
**WCFILE**

**Instruction:** WCFILE  
**Class:** XOP  
**Write CRNT_FILE**

**Purpose:** PROC_STATUS.CRNT_FILE+OP 1. If OP 1>15 or OP 1<0, the result is undefined. OP2 is unused.

**Restrictions:** Illegal in user mode.

**Precision:** OP1 is a single-word. OP2 is unused (OD2 must equal zero).

The following sets the current file number to the value in RTA.

```
WCFILE RTA
```
RPFILE

Instruction: **RPFILE**
Class: XOP
Purpose: OP1 PROC STATUS. PREV_FILE. OP2 is unused.

Restrictions: Illegal in user mode.

Precision: OP1 is a single-word. OP2 is unused (OD2 must equal zero).

The following loads RTA with the previous file number.

`RPFILE RTA`
Instruction: **WPFILE**
Class: XOP

Write **PREV_FILE**

Purpose: **PROC_STATUS, PREV_FILE** + Op 1. If Op1 > 15 or Op1 < 0, the result is undefined. OP2 is unused.

Restrictions: Illegal in user mode.

Precision: OP 1 is a single-word. OP2 is unused (OD2 must equal zero).

The following sets the previous file number to the value in RTA.

```
WPFILE RTA
```
RPID

Instruction: RPID
Class: XOP

Read processor identification number

Purpose: \texttt{OP1-PROC\_ID.\texttt{OP2}} is unused.

Restrictions: Illegal in user mode.

Precision: \texttt{OP1} is a single-word. \texttt{OP2} is unused (OD2 must equal zero).

The following sets RTA to the processor ID number.

\begin{verbatim}
       RPID
       RTA
\end{verbatim}
5.15 Cache and Map

Each S-l processor has two private caches to reduce memory access times for those sections of memory that are frequently accessed. One cache is for instructions. The other is for data. The instruction cache retains only locations from pages marked with INSTRUCTIONS=1, the data cache retains locations from pages marked with DATA=1. (See Section 2.3.2 for details on access modes.) Instruction words may not, in general, be accessed as data (except as immediate operands). Special instructions are provided for converting instructions to data and data to instructions. (See BLKID, and BLKDI in Section 5.13 for details.)

Each cache uses physical addresses to tag entries, allowing the software to switch virtual addresses spaces without sweeping the cache. This eliminates the problem of clogging the cache with multiple copies of shared read-only information.

For purposes of communication or synchronization, it may be necessary to insure that certain variables are not present in the cache of a specific processor. Access modes serve this purpose and are described in Section 2.3.2. In addition, special instructions are provided to sweep the caches (SWPIC and SWPDC). Sweeps may either update main memory, invalidate the cache residents, or both.

No instructions are provided which, when executed on processor PA, cause the cache of processor PB to be swept (A ≠ B). This necessary function will be accomplished by directing a special interrupt from PA to PB which causes PB to sweep its own cache.

Each processor also has two page map caches. These contain, for the most recently used pages, the complete translation from virtual page addresses to physical page addresses. See Section 2.3 for a discussion of the virtual-to-physical translation. One map is for the addresses of instructions and the other is for the addresses of data. Special sweep commands are provided for the maps (SWPIM, SWPDM).

Two other commands are discussed in this section: WEPJMP and WUPJMP. These write into the executive/user segment pointer/limit registers (see Section 2.3).
SWPIC

Instruction: \textbf{SWPIC . \{RTA,RTB\} . \{V,P\}}

Class: XOP \hspace{1cm} Sweep instruction cache

Purpose: Sweep the instruction cache by \{Virtual,Physical\} addresses, \textit{killing} residents. To kill means to remove cache residents without updating memory. Updating is not provided for the instruction cache since residents in the instruction cache cannot be modified. \texttt{OP1} is the block to be swept. \{RTA,RTB\} contains the number of quarter-words to be swept (which must be a multiple of four (4) or a hard trap will occur).

The address sequence generated by the instruction may be interpreted by the hardware as either virtual or physical addresses, depending on the modifier (\texttt{V=virtual,P=physical}). Physical-address sweeps are legal only in executive mode to prevent the user from degrading system performance by sweeping addresses which not in its address space. Virtual-address sweeps are legal in both user and executive mode.

In the case of physical-address sweeps, the microcode may, for efficiency reasons, choose to sweep the entire cache, if a very large sweep range is specified. No sweep-range optimization is performed for virtual-address sweeps.

Restrictions: Illegal in user mode.

Caution: This instruction may cause a non-zero value to be stored in INSTRUCTION-STATE.

Precision: \texttt{OP1} is a block. \texttt{OP2} is unused (OD2 must equal zero). RTA and RTB are single-words.

The following sweeps all instructions from START up to but not including the following instructions.

\begin{verbatim}
MOV RTA, < -START> ; set RTA the number of intervening QWs
SWPIC.RTA.V START ; sweep cache
\end{verbatim}
**SWPDC**

**Instruction:** `SWPDC . {RTA,RTB} . {V,P} . {U,UK}

Class: XOP

Purpose: Sweep the data cache by {Virtual, Physical) addresses, (updating, updating and killing); residents. To kill means to remove cache residents without updating memory. No instruction is provided for killing data cache residents without updating. OP 1 is the block to be swept. `{RTA,RTB}` is the number of quarter-words to be swept (which be a multiple of four (4) or a hard trap will occur).

The address sequence generated by the instruction may be interpreted by the hardware as either virtual or physical addresses, depending on the modifier `{V=virtual,P=physical}`. Physical-address sweeps are legal only in executive mode to prevent the user from degrading system performance by sweeping addresses which not in its address space. Virtual-address sweeps are legal in both user and executive mode.

In the case of physical-address sweeps, the microcode may, for efficiency reasons, choose to sweep the entire cache, if a very large sweep range is specified. No sweep-range optimization is performed for virtual-address sweeps.

Restrictions: Illegal in user mode.

Caution: This instruction may cause a non-zero value to be stored in INSTRUCTION-STATE.

Precision: OP 1 is a block. OP2 is unused (OD2 must equal zero). RTA and RTB are single-words.

The following updates the registers, without removing them from the data cache (i.e., not killing them).

```
MOV RTA,?200 ; set RTA to number of QWs
SWPDC.RTA.V.U %0 ; sweep cache
```
SWPIM

Instruction: \texttt{SWPIM.\{E,U\}}
Class: XOP

Purpose: Sweep the instruction page map, killing (executive, user)-space residents. SWPIM is used for eliminating residents of the instruction page map. It does not update main memory since page map residents cannot be modified. \texttt{OP1} is interpreted as a virtual address, and the translation entry for the page containing that virtual address is removed from the page map. \texttt{OP2} is unused. Since SWPIM operates on only one page map resident at a time, it is fast and not interruptable.

Restrictions: Illegal in user mode.

Precision: \texttt{OP1} is a single-word. \texttt{OP2} is unused (\texttt{OD2} must equal zero).

The following kills the page map entry for the next lowest addressed instruction page in the user address space.

\[
\text{SWPIM.U.-4000}
\]
**SWPDM**

**Instruction:**  \( \text{SWPDM . \{E,U\}} \)

**Class:** XOP  

**Purpose:** Sweep the data page map, killing (executive, user)-space residents. SWPDM is used for eliminating residents of the instruction page map. It does not update main memory since page map residents cannot be modified. \( \text{OP}_1 \) is interpreted as a virtual address, and the translation entry for the page containing that virtual address is removed from the page map. \( \text{OP}_2 \) is unused. Since SWPDM operates on only one page map resident at a time, it is fast and not interruptable.

**Restrictions:** Illegal in user mode.

**Precision:**  \( \text{OP}_1 \) is a single-word. \( \text{OP}_2 \) is unused (OD2 must equal zero).

The following kills the page map entry for the data page containing the virtual address specified in RTA.

\[ \text{SWPDM. U RTA} \]
Instruction: **WUPJMP**

Class: JOP  
Write user segment table pointer and jump

**Purpose:**  
USER.STP+OP 1. USER.STL+NEXT(OP 1). PC-JUMPDEST. A hard trap will occur if either OP 1 or NEXT(OP 1) contains an address that is not a multiple of four. This instruction also kills all user residents of the instruction and data page maps.

**Restrictions:** Illegal in user mode.

**Precision:** OP 1 is a single-word. NEXT(OP 1) is a single word.

The following sets the user segment table to the six SWs pointed to by RTA and jumps to NEXT.

```
MOVPHY RTA, (RTA)
ADD RTA1, RTA, #6
WUPJMP RTA, NEXT
```
WEPJMP

Instruction: **WEPJMP**

Class: JOP

Write executive segment table pointer and jump

Purpose: EXEC.STP+OP 1. EXEC.STL+NEXT(OP 1). PC+JUMPDEST. A hard trap will occur if either OP 1 or NEXT(OP 1) contains an address that is not a multiple of four. This instruction also kills all executive residents of the instruction and data page maps. Notice that the jump destination is computed in the old executive context, but the location actually transferred to will be within the new executive context.

Restrictions: Illegal in user mode.

Precision: OP 1 is a single-word. NEXT(OP 1) is a single word.

The following sets the executive segment table to the six SWs pointed to by RTA and jumps to NEXT.

```assembly
MOVPHY RTA, (RTA)
ADD RTA1, RTA, #6
WEPJMP RTA, NEXT
```
5.16 Interrupt

Interrupts occur during the first stage of the instruction-execution sequence (see Section 5.1). When an interrupt has been accepted, control is transferred to an interrupt handler whose address is contained in the interrupt-vector associated with the particular interrupt that occurred. The interrupt-vector format is shown in Figure 5-6. The occurrence of an interrupt also causes information to be put on the stack in an interrupt save area (INTERRUPT-SAVE-AREA). The format of this save area is shown in Figure 5-7. The concepts of save areas and vectors are discussed in Section 6. The interrupt-parameter is used to pass information about the interrupt to the interrupt handler. The way in which interrupt requests are handled is discussed in the following paragraphs.

![Figure 5-6 Interrupt Vector Format](image)

![Figure 5-7 Interrupt Save Area Format](image)

The interrupt architecture of the S-1 allows for eight levels of priority. The priority of the processor is specified by PROC-STATUS.PRI0<0:2>. The priority of any interrupts that are pending and that are enabled is specified by the eight-bit register INTUPT-AT-LVL<0:7>. INTUPT-AT-LVL[i]=1 means that one or more interrupts are pending and have been enabled at level i.

Associated with each priority level i (and thus with INTUPT-AT-LVL<i>) are two 36-bit registers INTUPT-PEND[i] and INTUPT-ENB[i]. The interrupt-pending registers INTUPT-PEND[0..7] can each accept interrupt requests from up to thirty-two devices in bits 0..31. Bits 32..35 are unused. If device j with priority i requests an interrupt, INTUPT-PEND[i]<j> is set equal to one. The second register at each priority level is the interrupt-enable register INTUPT-ENB[0..7]. INTUPT-ENB[i] provides interrupt-enable bits for the thirty-two devices that are handled by INTUPT-PEND[i]. As with INTUPT-PEND,
INTUPT_ENB<32:35> is unused.

If INTUPT_PEND[i]<j> and INTUPT_ENB[i]<j> are both equal to one for any combination of i and j, INTUPT_AT_LVL[i] will be set to one. Zero is the highest priority and seven the lowest. If there exists a priority i, such that INTUPT_AT_LVL[i]= 1 and PROC_STATUS.PRIOR>I, the processor will be interrupted. If more than one bit of INTUPT_AT_LVL is set, the device with the highest priority (smallest magnitude) will be the one that interrupts the processor. Within a given interrupt level i, bit zero has the highest priority and bit thirty-one the lowest. Note that devices with priority=7 cannot interrupt the processor because PROC_STATUS.PRIOR can never be greater than seven. Note also that if PROC_STATUS.PRIOR=0, the processor cannot be interrupted at all.

Each interrupting device has a unique interrupt vector(INTUPT_VEC) and a unique bit at priority i in INTUPT_PEND[i] associated with it. When a device interrupt occurs the appropriate bit of INTUPT-PEND is set and the interrupt-parameter is stored in a calculated position of INTUPT_PARM[0:255], a RAM located in the S-l processor. (The calculation is to create an INTUPT-VECNUM, described below.) When an interrupt from a device has been accepted (as described above), control is transferred to the address specified by the handier address in the interrupt vector. The INTUPT_PEND[i]<j> bit that caused the interrupt is cleared. New USER_STATUS and PROC-STATUS words are also loaded from the interrupt vector. The old USER_STATUS and PROC-STATUS words are saved in the interrupt save area (INTUPT-SAVE-AREA). The interrupt-parameter, which contains information about the cause of the interrupt, is also saved in INTUPT-SAVE-AREA. The format of INTUPT-SAVE-AREA is shown in Figure 5-7.

Instructions are provided to read, write, set and clear INTUPT_ENB and INTUPT-PEND. There are also instructions to read and write an interrupt-parameter. All interrupt instructions are legal in both executive and user mode.

Two terms that are used in the following instruction descriptions are INTUPT_LVL_NUM and INTUPT_VEC_NUM. INTUPT_LVL_NUM is a 3-bit interrupt level-number (ILN), right-justified in a single-word field of zeros (i.e., c33*0||ILN<0:2>). It is used to specify a priority level. INTUPT_VECNUM is a 5-bit level-number (ILN) concatenated with a 5-bit interrupt bit-number (IBN) within the level, all right-justified in a single-word (i.e., c28*0||ILN<0:2||IBN<0:4>). It uniquely specifies a particular interrupt vector number. (Note that the INTUPT-VECNUM is also the location of the interrupt-parameter in INTUPT_PARM.)
**RIEN**

**Instruction:** RIEN  
**Class:** XOP  
**Read interrupt enable**

Purpose: OP2 is an INTUPT_LVL_NUM.OP1 gets the contents of the interrupt-enable register associated with priority level OP2 (INTUPT_ENB(OP2)).

Restrictions: Illegal in user mode.

Precision: OP 1 and OP2 are both single-words.

The following loads RTA with the enable bits for the highest priority level.

RIEN RTA,#0
WIEN

Instruction: **WIEN**
Class: XOP

**Purpose:** OP1 is an INTUPT_LVL_NUM. The interrupt-enable register associated with priority level OP 1 (INTUPT_ENB[OP1]) is set to OP2. If OP2 < 32:35 ≠ 0, then a hard trap will occur.

Restrictions: Illegal in user mode.

Precision: OP 1 and OP2 are both single-words.

The following enables all interrupts at the second-highest priority level.

| WIEN #1, #c-28d | 1 |
SIEN

Instruction: SIEN
Class: XOP

Set specified bits in interrupt enable

Purpose: OP1 is an INTUPT_LVL_NUM. The interrupt-enable bits (for priority level OP1) corresponding to the one bits of OP2 are set to one (i.e., INTUPT_ENB[OP1] AND OP2 OR INTUPT_ENB[OP1]).

Precision: OP1 and OP2 are both single-words.

The following enables for interrupt by the third-highest priority device at the third-highest priority level.

SIEN #2,#c100000,,0
Instruction: **CIEN**
Class: XOP

Clear specified bits in interrupt enable

Purpose: OP 1 is an **INTUPT_LVL_NUM**. Clear the interrupt-enable bits (for priority level OP 1) corresponding to the one bits of OP2 (i.e., \( \text{INTUPT}_\text{ENB}[\text{OP1}] \), one's-complement(\( \text{OP2} \)) \& \( \text{INTUPT}_\text{ENB}[\text{OP1}] \)).

Precision: OP 1 and OP2 are both single-words.

The following disables interrupts by the fourth-highest priority device at the fourth-highest priority level.

\[
\text{CIEN \#3, \#c40000,,0c}
\]
RIPND

Instruction: **RIPND**
Class: XOP

**Purpose:** OP2 is an INTUPT_LVL_NUM. OP1 gets the contents of the interrupt-pending register associated with priority level OP2 (INTUPT_PEND[OP2]).

**Precision:** OP1 and OP2 are both single-words.

The following sets RTA to the pending interrupts at the fourth-lowest priority level.

\[
\text{RIPND RTA, #4}
\]
WIPND

Instruction: **WIPND**
Class: XOP  
Write interrupts pending

**Purpose:** OP 1 is an INTUPT_LVL_NUM. The interrupt-pending register associated with priority level OP1(INTUPT_PEND[OP1]) is set to OP2. If OP2<32:35> ≠ 0, then a hard trap will occur.

Precision: OP 1 and OP2 are both single-words.

The following sets interrupts pending for all devices at the third-lowest priority level.

```
WIPND #5, #<c-28>
```
SIPND

Instruction: **SIPND**

Class: XOP

Set specified interrupt-pending bits

Purpose: **OP1** is an **INTUPT_LVL_NUM**. The interrupt-pending bits (for priority level **OP1**) corresponding to the one bits of **OP2** are set to one (i.e., \( \text{INTUPT\_PEND}(\text{OP1})-\text{OP2} \lor \text{INTUPT\_PEND}(\text{OP1}) \)).

Precision: **OP1** and **OP2** are both single-words.

The following sets an interrupt pending for the second-lowest priority device at the second-lowest priority level.

\[ \text{SIPND \#6, \#c40} \]
CIPND

Instruction: **CIPND**
Class: XOP  

Clear specified interrupt-pending bits

Purpose: **OP1** is an INTUPT_LVL_NUM. Clear the interrupt-pending bits (for priority level **OP1**) corresponding to the one bits of **OP2** (i.e., INTUPT_PEND[OP1] - one’s-complement(OP2) ∧ INTUPT_PEND[OP1]).

Precision: **OP1** and **OP2** are **both single words**.

The following clears any interrupt pending for the lowest priority device at the lowest priority level.

```
CIPND #7, #<20>
```
**RIPAR**

Instruction: **RIPAR**
Class: XOP

Read interrupt parameter

Purpose: **OP2** is an INTUPT_VEC_NUM.OP1 gets the contents of INTUPT_PARM[OP2].

Precision: **OP1** and OP2 are both single-words.

The following sets RTA to the interrupt parameter for vector 1.

```
RIPAR RTA,#1
```
**WIPAR**

Instruction:  WIPAR

Class:  XOP

Write interrupt parameter

Purpose: OP 1 is an INTUPT_VEC_NUM. INTUPT_PARM[OP1] is set to OP2.

Precision: OP 1 and OP2 are both single-words.

The following sets the interrupt parameter for vector 1 to RTA.

\[
\text{WIPAR} \#1, \text{RTA}
\]
5.17 Input/Output

The S-1 performs I/O via I/O buffers. The number of I/O buffers is implementation dependent (with upper bound $2^9$). The Mark II contains eight I/O buffers (IOBUF[0:7]). Each of the eight IOBUFs contains 2K single-words. Each IOBUF is connected to exactly one I/O Processor (IOP) through a simple interface (IOBUF_IFACE) in the IOP. One IOP may be connected to multiple IOBUFs. Devices on the IOP's internal bus (IOP-BUS) address the IOBUF either as 32-bit words or as pairs of 16-bit words. These 32-bit words are right-justified in the 36-bit memory. The extra four bits allow the S-1 processor to use the buffers as auxiliary storage. The IOBUF_IFACE can be configured by the IOP so that the addresses of the IOBUF can start at any (aligned) IOP-BUS address.

The IOP and devices on the IOP-BUS can read and write locations in the IOBUF as normal IOP-BUS locations (including &bit, 16-bit, and 32-bit writes). The S-1 processor can read and write IOBUF locations in a single cycle as 36-bit single-words. A synchronization mechanism is provided to prevent simultaneous access. One set of translation hardware is located between the eight IOBUFs and the main data path of the S-1 processor. This hardware is able to do four different types of translations in each direction.

<table>
<thead>
<tr>
<th>IOBUF to Processor</th>
<th>Processor to IOBUF</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit stream</td>
<td>Bit stream</td>
<td>B</td>
</tr>
<tr>
<td>8 bits right-justified in QW</td>
<td>QW&lt;1:8&gt; in 8 bits</td>
<td>a</td>
</tr>
<tr>
<td>16 bits right-justified in HW</td>
<td>HW&lt;2:17&gt; in 16 bits</td>
<td>H</td>
</tr>
<tr>
<td>32 bits right-justified in SW</td>
<td>SW&lt;4:35&gt; in 32 bits</td>
<td>S</td>
</tr>
</tbody>
</table>

QW=quarter-word, HW=half-word, SW=single-word.

Table 5-10
Processor/IOBUF Translations

Certain areas within each IOBUF are, by convention, dedicated to IOP/S-1 control communication. All device interrupts are forwarded through an IOP to the S-1 processor. Interrupts are described fully in Section 5.16. When a device interrupt occurs, the IOP writes control information into the control section of the IOBUF (including the INTUPT-PEND register number, the INTUPT-PEND bit number, the interrupt-parameter). The IOP then interrupts the S-1 processor. The S-1 processor immediately processes the interrupt and interprets the control information in the IOBUF. It should be noted that before the IOP writes the control area of IOBUF, it busy-waits until the previous interrupt has been serviced by the S-1 processor.

Similarly, when the S-1 processor needs to interrupt the IOP, it sets up the contents of another portion of the control area of the appropriate IOBUF and executes an instruction which
causes the IOP to interrupt and interpret the IOBUF control area. The S-1 processor also does a busy-wait to avoid conflicts.

There are instructions to fill and empty an IOBUF, and to interrupt an IOP. All I/O instructions are legal in either executive or user mode.

When an operand is to be interpreted as a IOBUF address, the following procedure is used. The virtual address which results from the operand address calculation must reside on an I/O page (see Section 2.3.2). The standard virtual-to-physical address transformation takes place (see Section 2.3). The resulting physical address is not interpreted as a physical address in memory, but rather as an IOBUF physical address (IOBUF-PHYADDR). IOBUF-PHYADDR has the following format: \( c7*0 || IOBUF\_NUM<0:8> || ADDR\_IN\_IOBUF<0:17> \). IOBUF\_NUM refers to the number of the IOBUF to be accessed. (On the Mark IIa IOBUF\_NUM must be in the range 0 . . 7.) ADDR\_IN\_IOBUF specifies the 32-bit-word address within the selected IOBUF. If IOBUF\_NUM is larger than the maximum available, or if ADDR\_IN\_IOBUF is not a valid 32-bit-word address within an IOBUF, or if the first seven bits of IOBUF-PHYADDR are not zero, or if the virtual address specified was not on an I/O page then a hard trap will occur.

This virtual-to-physical transformation allows the executive to maintain control over the I/O buffers, even though the I/O instructions are legal in user mode. It is up to the executive to set up the transformation to a valid IOBUF address and to indicate that the virtual page is a valid I/O page.
BLKIOR

Instruction: \textbf{BLKIOR}.\{RTA,RTB\}.\{B,Q,H,S\}  

\textbf{Class:} XOP  

Block I/O read and translate

Purpose: Transfer from an IOBUF to main memory. OP1 is the destination memory block. \{RTA,RTB\} contains the quarter-word block length. OP2 is the source IOBUF block. \{B,Q,H,S\} specifies the type of translation between the IOBUF and the processor.

\textbf{Caution:} This instruction may cause a non-zero value to be stored in INSTRUCTION-STATE.

Precision: OP1 is a block. OP2 is an IOBUF block. RTA and RTB are single-words.

Assume BUFFER is a legitimate IOBUF address. To read eighty characters from the IOBUF (starting at BUFFER) to a block in memory starting at IMAGE the following instruction sequence could be used.

\begin{verbatim}
MOV RTA,?120 ;set RTA to eighty QWs
BLKIOR.RTA.Q IMAGE,BUFFER ;do read
\end{verbatim}
BLKIOW

Instruction: \texttt{BLKIOW . \{RTA,RTB\} . \{B,Q,H,S\}}

Class: XOP

Block I/O write and translate

Purpose: Transfer from main memory to an IOBUF. OP1 is the destination IOBUF block. {RTA,RTB} contains the quarter-word block length. OP2 is the source memory block. \{B,Q,H,S\} specifies the type of translation between the processor and the IOBUF.

Caution: This instruction \texttt{may cause a} non-zero value to \texttt{be} stored in INSTRUCTION-STATE.

Precision: OP 1 is an IOBUF block. OP2 is a block. RTA and RTB are single-words.

Assume BUFFER is a legitimate IOBUF address. To transfer the two characters "$S1$" into the IOBUF starting at BUFFER the following instruction sequence could be used.

\begin{verbatim}
MOV RTA,#2 ;set RTA to two QWs
BLKIOW.RTA.Q BUFFER,#c"S1",0C ;do write
\end{verbatim}
### INTIOP

**Instruction:** INTIOP

**Class:** XOP

**Purpose:** OP1 is an IOBUF address. The IOP connected to the IOBUF containing OP1 is interrupted. OP2 is unused.

**Precision:** OP 1 is a single-word (and must transform to a valid IOBUF_PHY_ADR). OP2 is unused (and hence OD2 must be zero).

Assume BUFFER is a legitimate IOBUF address. The following instruction will interrupt the I/O Processor containing BUFFER.

```
INTIOP BUFFER
```
5.18 Performance Evaluation

The S-1 has several double-word counters which can be configured to count different events. These counters are all be readable in user mode, but they are be **writable** only in executive mode. Each counter has enable bits associated with it, accessible only in executive mode. Counter zero is always enabled, by convention, to count real-time cycles.
RCTR

Instruction: \textbf{RCTR}
Class: XOP

Read counter

Purpose: OP2 is a counter number. OP1 gets the contents of the counter specified by OP2.

Precision: OP1 is a double-word. OP2 is a single-word.

The following sets RTA (DW) to the current real-time cycle count.

\begin{verbatim}
RCTR RTA, #0
\end{verbatim}
**WCTR**

Instruction: **WCTR**
Class: XOP

Write counter

Purpose: OP 1 is a counter number. Write OP2 into the counter specified by OP 1.

Restrictions: Illegal in user mode.

Precision: OP1 is a single-word. OP2 is a double-word.

The following zeros the real-time cycle counter.

```
WCTR #0,#0
```
RECTR

Instruction: **RECTR**
Class: XOP

Purpose: **OP2** is a counter number. **OP1** gets the contents of the enabling register for the counter specified by **OP2**.

Restrictions: Illegal in user mode.

Precision: **OP 1** is a double-word. **OP2** is a single-word.

The following reads the enabling bits for counter **COUNT** into **RTA**.

**RECTR RTA, COUNT**
WECTR

Instruction: WECTR
Class: XOP

Write enable bits for counter

Purpose: OP1 is a counter number. Write OP2 into the enabling register for the counter specified by OP1.

Restrictions: Illegal in user mode.

Precision: OP1 is a single-word. OP2 is a double-word.

The following writes ENABLE into the enabling register for counter COUNT.

\[
\text{WECTR COUNT, ENABLE}
\]
5.19 Miscellaneous

The instructions in this section fit no general category.
**NOP**

Instruction: **NOP**
Class: XOP  

No operation

Purpose: NOP may have operands, but it performs no operation and stores no result. It always transfers control to the next Instruction. The operand addressing calculations are carried through; while the operands themselves are not referenced, an invalid addressing mode will cause a hard trap.

Precision: OP₁ and OP₂ may be any precision since they are not fetched.

The following three instructions are, respectively, one, two and three word NOPs.

\[
\begin{align*}
\text{NOP} & \#0, \#0 \\
\text{NOP} & \#0, \#c0> \\
\text{NOP} & \#c0>, c(0)>{(SP)} \uparrow 2
\end{align*}
\]
Instruction: **JPATCH**

Class: HOP

Purpose: JPATCH is an unconditional jump instruction which uses \( \text{OD1} || \text{OD2} \) as a signed 24-bit offset from the PC to form the jump address. It is intended for use by a debugger, to allow a single-word instruction to be replaced by a jump to a patch area. The use of JPATCH in ordinary user code is discouraged; for most purposes **JMPA** should be used instead.

Precision: OP1 and OP2 may be any precision since they are not fetched.

```
| This instruction occupies only one instruction word. |

JPATCH PATCH.AREA
```

This instruction occupies only one instruction word.
Instruction: **XCT**

Class: XOP

Execute

Purpose: Execute the instruction **OP1**. If that instruction requires extended-words, then `NEXT(OP1)` and `NEXT(NEXT(OP1))` are used as necessary. During execution of the instruction **OP1**, PC means the PC of the XCT instruction, not the address of **OP1**. Similarly, `PC_NEXT_INSTR` means the PC of the instruction following the XCT. PC is used in all indexing off Register 3 during the interpretation of the executed instruction. PC and `PC_NEXT_INSTR` are stored on the stack as specified when executing a context-saving instruction (e.g., TRPSLF or instruction which traps due to an error). Chaining XCT instructions is legal; in this case PC and `PC_NEXT_INSTR` always refer to those of the first XCT in the chain. **OP2** of an XCT is unused. If **OP1** of an XCT instruction is an immediate constant (either long, short, or indexed) then a hard trap will occur. If an enabled interrupt occurs during the execution of an XCT chain, the interrupt will be serviced, and the XCT chain will be restarted upon return. **OP1** (and the next two single-words following **OP1**) of an XCT must be located on a page marked with DATA = 1. As with all instructions, the two single-words following the XCT instruction itself must be on a page marked with INSTRUCTIONS = 1.

The XCT instruction must have its operand in the current address space. The instruction being executed by XCT may access the previous address space with the same effect as if that instruction were executed in-line.

XCT is very slow.

Precision: **OP1** is a single-word. **OP2** is unused (OD2 must equal 0).

Let SP be the stack pointer. Assume an entire instruction has been pushed on the stack, followed by the negative of the number of extended words that the instruction used. The following executes the stacked instruction.

\[
\text{XCT c-2 (SP) > (-1(SP))} \uparrow 2
\]
RMW

**Instruction:** RMW  
**Class:** TOP  
**Description:** Read/modify/write

Purpose: In one memory cycle (and hence indivisibly with respect to other processors in a multiprocessor system), DEST=S2 and then S2=S 1.

Precision: S 1, S2, and DEST are all single-words.

The following illustrates the use of RMW to implement a test-and-set lock for interprocessor communication. The lock is a single-word flag which is -1 if some processor has seized the lock and 0 if the lock is free.

```
SEIZE:    RMW RTA,#-1,LOCK  ; attempt to seize lock
          JMPZ.NEQ RTA,SEIZE  ; busy-wait if someone else has it
          ...  
          FREE:   MOV LOCK,#0  ; release the lock
```
WAIT

Instruction: \textbf{WAIT}
Class: XOP

Purpose: Cause the processor \textit{to wait for an interrupt}.

Restrictions: Illegal in user mode.

Precision: OP 1 and OP2 are unused; hence OD 1 and OD2 must be zero.

The following instruction waits for an interrupt.

\begin{verbatim}
  WAIT
\end{verbatim}
HALT

Instruction: HALT
Class: JOP

Purpose: Halt the processor. Execution continues at JUMPDEST when the halted processor continues. HALT only halts the processor that executes it. OP1 is unused.

Restrictions: Illegal in user mode.

Precision: OP1 is unused (OD1 must be zero).

The first instruction continues at CONT; the second halts immediately upon continuation.

HALT CONT
HALT .
6 Traps and Interrupts

Traps and interrupts provide a convenient means of handling exceptional conditions that arise during program execution. They make use of trap vectors and interrupt vectors to direct control to exception handling routines. Each type of trap (as well as interrupts) has a Mock of vectors associated with it. These vector blocks are located at fixed addresses in memory. (See Figure 6-1.) The trap vector associated with each particular trap (interrupt) is located at a fixed offset from the beginning of its vector block. See Section 6.5 for the formats of the different types of trap vectors.

A trap (interrupt) causes a new PC to be loaded from the handler address that is specified in the trap vector. The low order 30-bits of the handler address specify the address of the routine that will service the exception (the high-order bits are ignored). Other information such as status words may also be loaded from the vector associated with the particular trap (interrupt). These values are loaded after the previous state of the processor has been saved on the stack. The group of words that is stored on the stack is called a save area.

The save area associated with a trap (interrupt) may contain information that is used by the routine that will handle the trap (interrupt). Information that is put in the save area typically includes the PC of the next instruction to be executed, status words, and information needed to determine the cause of the trap (interrupt). The formats of the various different types of save areas are shown in Figures 6-3, 6-4, and 6-5.

6.1 Soft Traps

A soft trap can occur as the result of certain types of instruction execution errors (e.g., integer-overflow). It causes control to be transferred to the handler address that is specified in SFTERRVEC. Soft-trap vectors are located in the same address space in which the soft trap occurred (i.e. user traps to soft-trap vectors in the user’s address space and the executive traps to soft-trap vectors in the executive’s address space). See Figure 6-1). They start at address SFTERRVECS and occupy 400 single-words giving a maximum of 85 vectors (three words per vector). The format of SFTERR_VEC is shown in Figure 6-2.

Soft traps cause a number of words to be saved in the soft-trap save area. These are shown in Figure 6-4. USER-STATUS is saved in a temporary location, and a new value is loaded from the soft-trap vector. When all values shown have been stored on the stack, control is transferred to the handler specified by the handler address in the soft-trap vector.

The RETUS instruction is used to return from soft traps. It is described in detail in Section 5.9 along with the return instructions.

6.2 Hard Traps
A hard trap can occur as the result of certain types of illegal operations (e.g., attempting to write a read-only page of memory). It causes control to be transferred to the handler address that is specified in HRDERR_VEC. The hard-trap vectors start at location HRDERR_VECS and occupy 1000 single-words (thus, maximum number of vectors is 170). All hard-trap vectors are located in the executive’s address space. They are shown in Figure 6-1.

During the processing of a hard trap, the old PROCSTATUS and USER-STATUS are first saved in temporary locations. New PROCSTATUS and USER-STATUS are then loaded from the trap vector. Note that the new PROCSTATUS defines a new stack and thus the location of the save area. The remainder of the information that is put into save areas depends on the type of hard trap. There are three types of hard traps: nested hard traps, fatal hard traps, and recoverable hard traps.

Nested hard traps are due to hard errors that occur within a hard trap or interrupt initiation. They save the address of the hard-trap vector from which the nested hard trap occurred in NESTED-HARD-SAVE-AREA. Fatal hard traps are hard traps from which recovery is not normal. Information about the trap is saved in FATAL-HARD-SAVE-AREA. Recoverable hard traps are hard traps from which recovery is the normal case. Information needed to effect recovery is saved in RECOV_HARD_SAVE_AREA. The formats for the save areas of the above mentioned types of hard traps are shown in Figure 6-3.

The RETFS instruction is used to return from hard traps. It is described in detail later on in this section.

6.3 Trace-Traps

Trace-trapping occurs before instructions when trace-trapping is enabled. It is useful for debugging purposes, and for performance evaluation. The trace-trap feature uses two bits in PROCSTATUS (TRACE_PEND and TRACEENB) to ensure that the proper number of trace traps occur, and that they occur at the right times. After interrupts are processed during the first stage of the instruction-execution sequence, the TRACE_PEND bit is sampled and reset. If TRACE_PEND=1, then a trace-trap will occur immediately. If TRACE_PEND=0, then the instruction-execution sequence will proceed normally. The details of the trace-trap mechanism are described in Section 5.1.

6.4 Interrupts

Interrupts are similar to traps in the sense that they have vectors and save areas associated with them. The interrupt vectors are located after the trap vectors in the user's address space as shown in Figure 6-1. The main description of the interrupt architecture is discussed in the Section 5.16 along with the descriptions of the interrupt instructions.
6.5 Vector Locations and Formats

<table>
<thead>
<tr>
<th>USER ADDRESS SPACE</th>
<th>OCTAL ADDRESS</th>
<th>EXEC ADDRESS SPACE</th>
</tr>
</thead>
<tbody>
<tr>
<td>vectors for &quot;TRPSLF&quot; from USER</td>
<td>4000 (TRPSLF_VECs)</td>
<td>vectors for &quot;TRPSLF&quot; from EXEC</td>
</tr>
<tr>
<td>vectors for soft errors from USER</td>
<td>6000 (SFTERR_VECs)</td>
<td>vectors for soft errors from EXEC</td>
</tr>
<tr>
<td>10000 (TRPEXE_VECs)</td>
<td></td>
<td>vectors for &quot;TRPEXE&quot; from EXEC or USER</td>
</tr>
<tr>
<td>14000 (HRDERR_VECs)</td>
<td></td>
<td>vectors for hard errors from EXEC or USER</td>
</tr>
<tr>
<td>20000 (INTUPT_VECs)</td>
<td></td>
<td>interrupt vectors</td>
</tr>
<tr>
<td>24000</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 6-1
Trap and Interrupt Vector Locations
Figure 6-2
Trap and Interrupt Vector Formats
### 6.6 Save Area Formats

**NESTED-HARD-SAVE-AREA**

- **Vector block:** HRDERR-VECS
- **Return instruction:** RETFS

<table>
<thead>
<tr>
<th>Address (vector causing error)</th>
</tr>
</thead>
<tbody>
<tr>
<td>CP</td>
</tr>
<tr>
<td>INSTRUCTION-STATE</td>
</tr>
<tr>
<td>USER-STATUS</td>
</tr>
<tr>
<td>PROC-STATUS</td>
</tr>
<tr>
<td>CP</td>
</tr>
</tbody>
</table>

0 35

**FATAL-HARD-SAVE-AREA**

- **Vector block:** HRDERR-VECS
- **Return instruction:** RETFS

<table>
<thead>
<tr>
<th>Error number</th>
</tr>
</thead>
<tbody>
<tr>
<td>CP</td>
</tr>
<tr>
<td>INSTRUCTION-STATE</td>
</tr>
<tr>
<td>USER-STATUS</td>
</tr>
<tr>
<td>PROC-STATUS</td>
</tr>
<tr>
<td>CP</td>
</tr>
</tbody>
</table>

0 35

**RECOV-HARD-SAVE-AREA**

- **Vector block:** HRDERR-VECS
- **Return instruction:** RETFS

<table>
<thead>
<tr>
<th>Parameter necessary for recovery</th>
</tr>
</thead>
<tbody>
<tr>
<td>CP</td>
</tr>
<tr>
<td>INSTRUCTION-STATE</td>
</tr>
<tr>
<td>USER-STATUS</td>
</tr>
<tr>
<td>PROC-STATUS</td>
</tr>
<tr>
<td>CP</td>
</tr>
</tbody>
</table>

0 35

---

Figure 6-3

Hard-Trap Save Area Formats
## Traps and Interrupts

### Soft-Trap Save Area Format

**Vector block:** SFTERR_VECs  
**Return instruction:** RETUS  

<table>
<thead>
<tr>
<th>0</th>
<th>35</th>
</tr>
</thead>
<tbody>
<tr>
<td>address (DEST)</td>
<td></td>
</tr>
<tr>
<td>first word of DEST</td>
<td></td>
</tr>
<tr>
<td>second word of DEST</td>
<td></td>
</tr>
<tr>
<td>first word of S1</td>
<td></td>
</tr>
<tr>
<td>second word of S1</td>
<td></td>
</tr>
<tr>
<td>first word of S2</td>
<td></td>
</tr>
<tr>
<td>second word of S2</td>
<td></td>
</tr>
<tr>
<td>first word of instr causing error</td>
<td></td>
</tr>
<tr>
<td>c6*0</td>
<td></td>
</tr>
<tr>
<td>INSTRUCTION-STATE</td>
<td></td>
</tr>
<tr>
<td>USER-STATUS</td>
<td></td>
</tr>
<tr>
<td>c6*0</td>
<td></td>
</tr>
</tbody>
</table>

Figure 6-4  
Soft-Trap Save Area Format

### Interrupt Save Area Format

**Vector block:** INTUPT_VECs  
**Return instruction:** RETFS  

<table>
<thead>
<tr>
<th>0</th>
<th>35</th>
</tr>
</thead>
<tbody>
<tr>
<td>interrupt parameter</td>
<td></td>
</tr>
<tr>
<td>INSTRUCTION-STATE</td>
<td></td>
</tr>
<tr>
<td>USER-STATUS</td>
<td></td>
</tr>
<tr>
<td>PROC_STATUS</td>
<td></td>
</tr>
<tr>
<td>cP</td>
<td></td>
</tr>
</tbody>
</table>

Figure 6-5  
Interrupt Save Area Format
### TRPSLF Save Area Format

<table>
<thead>
<tr>
<th>Vector block: TRPSLF_VECs</th>
<th>Return instruction: RET</th>
</tr>
</thead>
<tbody>
<tr>
<td>TRP_PARM_OP1[0]</td>
<td></td>
</tr>
<tr>
<td>TRP_PARM_OP1[1]</td>
<td></td>
</tr>
<tr>
<td>TRP_PARM_OP2[0]</td>
<td></td>
</tr>
<tr>
<td>TRP_PARM_OP2[1]</td>
<td></td>
</tr>
<tr>
<td>c6*0</td>
<td></td>
</tr>
<tr>
<td>c6*0</td>
<td></td>
</tr>
</tbody>
</table>

#### Figure 6-6
TRPSLF Save Area Format

### TRPEXE Save Area Format

<table>
<thead>
<tr>
<th>Vector block: TRPEXE_VECs</th>
<th>Return instruction: RETFS</th>
</tr>
</thead>
<tbody>
<tr>
<td>TRP_PARM_OP1[0]</td>
<td></td>
</tr>
<tr>
<td>TRP_PARM_OP1[1]</td>
<td></td>
</tr>
<tr>
<td>TRP_PARM_OP2[0]</td>
<td></td>
</tr>
<tr>
<td>TRP_PARM_OP2[1]</td>
<td></td>
</tr>
<tr>
<td>c6*0</td>
<td></td>
</tr>
<tr>
<td>USER-STATUS</td>
<td></td>
</tr>
<tr>
<td>PROC_STATUS</td>
<td></td>
</tr>
<tr>
<td>c6*0</td>
<td></td>
</tr>
</tbody>
</table>

#### Figure 6-7
TRPEXE Save Area Format
### Recoverable Hard-Trap Vector Descriptions

<table>
<thead>
<tr>
<th>Vector Name</th>
<th>Error Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>TRACE-VEC</td>
<td>Trace-trap. due to <code>TRACE_PEND=1</code></td>
</tr>
<tr>
<td>STK_OVFL_VEC</td>
<td><code>SP &gt; SL</code></td>
</tr>
<tr>
<td>PG_FAULT_VEC</td>
<td>Page fault for a page not in memory</td>
</tr>
<tr>
<td>ADDRESS_MD_VEC</td>
<td>Illegal access mode (<code>VA.ACCESS</code> is illegal)</td>
</tr>
<tr>
<td>USER_P_VEC</td>
<td>User attempt to access previous context with <code>P-bit=1</code></td>
</tr>
<tr>
<td>EXEC_ONLY_VEC</td>
<td>User attempted to execute a privileged instruction</td>
</tr>
</tbody>
</table>

Table 6-1

#### Fatal Hard-Trap Error Numbers

<table>
<thead>
<tr>
<th>Error Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Error during soft trap</td>
</tr>
<tr>
<td>2</td>
<td>Address not aligned</td>
</tr>
<tr>
<td>3</td>
<td>register-boundary error</td>
</tr>
<tr>
<td>4</td>
<td>P-bit used twice, operand of XCT, or jump dest</td>
</tr>
<tr>
<td>5</td>
<td>Trap descriptor out of range</td>
</tr>
<tr>
<td>6</td>
<td>Illegal instruction</td>
</tr>
<tr>
<td>7</td>
<td>Illegal F-field</td>
</tr>
<tr>
<td>8</td>
<td>Non-zero unused OD-field</td>
</tr>
<tr>
<td>9</td>
<td>Register number out of bounds</td>
</tr>
<tr>
<td>10</td>
<td>Short-operand addressing mode 2</td>
</tr>
<tr>
<td>11</td>
<td>Unused</td>
</tr>
<tr>
<td>12</td>
<td>Jump to the registers</td>
</tr>
<tr>
<td>13</td>
<td>Immediate as destination, <code>ADDRESS()</code>, jump destination, <code>NEXT()</code>, or XCT</td>
</tr>
<tr>
<td>14</td>
<td>Illegal byte pointer</td>
</tr>
<tr>
<td>15</td>
<td>Illegal block alignment</td>
</tr>
<tr>
<td>16</td>
<td>I/O buffer physical address is out of range</td>
</tr>
</tbody>
</table>

Table 6-2
### Vector Name | Error Condition
---|---
FLT_OVFL_VEC | Integer-overflow and INT_OVFL_ENB=1
FLT_UNFL_VEC | Floating-overflow and FLT_OVFL_ENB=1
FLT_NAN_VEC | Floating-underflow and FLT_UNFL_ENB=1
INT_OVFL_VEC | Zero-divide and INT_ZDIV_MODE=0
INT_Z_DIV_VEC | Bounds check error
BND_CHK_VEC |  

Table 6-3  
**Soft-Trap Vector Descriptions**
7 Acknowledgments

We wish to acknowledge crucial support for this work which has been received from the Department of the Navy via Office of Naval Research Order Numbers N00014-76-F-0023, N00014-77-F-0023, and N00014-78-F-0023 to the University of California Lawrence Livermore Laboratory (which is operated for the U. S. Department of Energy under Contract No. W-7405-Eng-48), from the Computations Group of the Stanford Linear Accelerator Center (supported by the U. S. Department of Energy under Contract No. EY-76-C-03-0515) and from the Stanford Artificial Intelligence Laboratory (which receives support from the Defense Advanced Research Projects Agency and the National Science Foundation).

The S-I architecture was originally designed by Thomas McWilliams and L. Curtis Widdoes, and has been extensively revised and enhanced by Jeff Rubin, Guy Steele, and Mike Farmwald. Four of the architecture designers (Thomas McWilliams, L. Curtis Widdoes, Guy Steele, and Mike Farmwald) wish to gratefully acknowledge the support of their graduate studies which has been extended by the Fannie and John Hertz Foundation.

The architecture designers also appreciate the help they have received from very many individuals who have familiarized themselves with this work and have offered their thoughtful comments on it; among these who deserve special thanks are Forest Baskett, Gordon Bell, Sam Fuller, Alan Kotok, John McCarthy, John Reiser and Lowell Wood. Forest Baskett was especially helpful in guiding the Project in its early stages.

The authors (Brent Hailpern and Bruce Hitson) wish to thank Jeff Rubin and L. Curtis Widdoes for their vital support during the writing of this manual. Without their extensive knowledge of the architecture, this manual would not have been possible. The authors also would like to acknowledge the continual guidance from Gio Wiederhold. Special thanks go to Guy Steele, who wrote the S-I Formal Description; Marc LeBrun, who provided the examples used in the manual; Jeff Rubin, who wrote the original FASM section; and Don Woods, who illuminated many otherwise dark corners of the POX text processing language. Brent Hailpern wishes to gratefully acknowledge the support of his graduate studies which has been provided by the National Science Foundation.

We also wish to particularly thank the many other members of the S-I Project tear-n, including Lowell Wood, Mike Farmwald, Hon Wah Chin, Bill Bryson, Craig Everhart, Andy Hertzfeld, Peter Schwarz, Erik Gilbert, David Wall, Beverly Kedzierski, Marsha Berger, Ramez El-Masri, Mohammad Olumi, Peter Nye, Javad Khakbaz, Rick McWilliams, Harlan Lau, Joe Skupnjak, Polle Zellweger, Peter Kessler, Phil Gerring, Hal Schectman, Manchor Ko, Hal Deering, Amy Lansky, Arthur Keller, Dick Sites, and Dan Perkins; without these people this architecture work would have been to no avail.
8 Appendix: Instruction Summary

DATE: 17DEC78 2207 BTH;

MODS:

QHSD = Q, H, S, D;
QHS = Q, H, S;
HSD = H, S, D;
HS = H, S;
SD = S, D;

BQHS = B, Q, H, S;
BQ = B, Q;

ACOND = GTR, EQL, GEQ, LSS, NEQ, LEQ;
LCOND = NON, ALL, NAL, ANY;
ALCOND = GTR, EQL, GEQ, LSS, NEQ, LEQ, NON, ALL, NAL, ANY;

RND = FL, CL, DM, HP, US;
LFRT = LF, RT;
UPDN = UP, DN;
VP = v, P;
EU = E, U;
UUK = U, UK;
BND = B, MIN, M1, 0, 1;
RTARTB = RTA, RTB;

MQLEN = 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 64, 128;
NOT031 = 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31;
N1T032 = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32;
N2T032 = 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32;
NOT063 = 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63;

END;

CLASSES: 
"SIGNED INTEGER"

ADD .QHSD :TOP;
ADD C .QHSD :TOP;

SUB .QHSD :TOP;
SUB V .QHSD :TOP;
SUB C .QHSD :TOP;
SUB CV .QHSD :TOP;

MULT .QHSD :TOP;
MULT L .QHS :TOP;

QUO .QHSD :TOP;
QUO V .QHSD :TOP;
QUO L .QHS :TOP;
QUO LV .QHS :TOP;

QUO 2 .QHSD :TOP;
QUO 2 V .QHSD :TOP;
QUO 2 L .QHS :TOP;
QUO 2 LV .QHS :TOP;

REM .QHSD :TOP;
REMV .QHSD :TOP;
REML .QHS :TOP;
REML V .QHS :TOP;

MOD .QHSD :TOP;
MOD V .QHSD :TOP;
MOD L .QHS :TOP;
MOD LV .QHS :TOP;

DIV .QHSD :TOP;
DIV V .QHSD :TOP;
DIV L .QHS :TOP;
DIV LV .QHS :TOP;

INC .QHSD :XOP;
DEC .QHSD :XOP;

TRANS .QHSD .QHSD :XOP;

NEG .QHSD :XOP;
ABS .QHSD :XOP;
MIN  .QHSD :TOP;
MAX  .QHSD :TOP;
"UNSIGNED INTEGER"

UMULT .QHSD :TOP;
UMULTL .QHS :TOP;

UDIV .QHSD :TOP;
UDIVL .QHS :TOP;
“FLOATING POINT”

FADD .HSD :TOP;
FSUB .HSD :TOP;
FSUBV .HSD :TOP;
FMULT .HSD :TOP;
FMULTL .HS :TOP;
FDIV .HSD :TOP;
FDIVV .HSD :TOP;
FDIVL .HS :TOP;
FDIVLV .HS :TOP;
FSC .HSD :TOP;
FSCV .HSD :TOP;
FIX .RND.QHSD.HSD :XOP;
FLOAT .HSD.QHSD:XOP;
FTRANS .HSD.HSD :XOP;
FNEG .HSD :XOP;
FABS .HSD :XOP;
FMIN .HSD :TOP;
FMAX .HSD :TOP;
APPENDIX: INSTRUCTION SUMMARY

§ 8

"MOVE"

MOV .QHSD .QHSD :XOP;
MOVMQ .MQLEN :XOP;
MOVMS .N2TO32 :XOP;

EXCH .QHSD :XOP;

SLR .NOT031 :XOP;
SLRADR .NOT031 :XOP;

MOVADR :XOP;
MOVPHY :XOP;
"FLAG"

CMPSF .ACOND .QHSD:TOP;
BNDSF .BND .QHSD:TOP;
"BOOLEAN"

NOT .QHSD :XOP;

AND .QHSD :TOP;
ANDTC .QHSD :TOP;
ANDCT .QHSD :TOP;
OR .QHSD :TOP;
ORTC .QHSD :TOP;
ORCT .QHSD :TOP;
NAND .QHSD :TOP;
NOR .QHSD :TOP;
XOR .QHSD :TOP;
EQV .QHSD :TOP;
"SHIFT AND ROTATE"

SHF .LFRT .QHSD : TOP;
SHFV .LFRT .QHSD : TOP;

DSHF .LFRT .QHS : TOP;
DSHFV .LFRT .QHS : TOP;

SHFA .LFRT .QHSD : TOP;
SHFAV .LFRT .QHSD : TOP;

ROT .LFRT .QHSD : TOP;
ROTV .LFRT .QHSD : TOP;
"SKIP AND JUMP"

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SKP</td>
<td>.ACOND .QHSD :SOP;</td>
</tr>
<tr>
<td>ISKP</td>
<td>.ACOND :SOP;</td>
</tr>
<tr>
<td>DSKP</td>
<td>.ACOND :SOP;</td>
</tr>
<tr>
<td>JMP</td>
<td>.ACOND :JOP;</td>
</tr>
<tr>
<td>JMPZ</td>
<td>.ACOND .QHSD :JOP;</td>
</tr>
<tr>
<td>JMPA</td>
<td>:JOP;</td>
</tr>
<tr>
<td>IJMP</td>
<td>.ACOND :JOP;</td>
</tr>
<tr>
<td>IJMPZ</td>
<td>.ACOND :JOP;</td>
</tr>
<tr>
<td>IJMPA</td>
<td>:JOP;</td>
</tr>
<tr>
<td>DJMP</td>
<td>.ACOND :JOP;</td>
</tr>
<tr>
<td>DJMPZ</td>
<td>.ACOND :JOP;</td>
</tr>
<tr>
<td>DJMPA</td>
<td>:JOP;</td>
</tr>
<tr>
<td>BNDTRP</td>
<td>.B N D .QHSD :XOP;</td>
</tr>
<tr>
<td>JPATCH</td>
<td>:HOP;</td>
</tr>
</tbody>
</table>
“ROUTINE  LINKAGE”

JSR : JOP;
JCR : XOP;

ALLOC .N1032 : XOP;

RETSR : XOP;
RET : XOP;
RETUS : XOP;
RETFS : XOP;

TRPSLF .N0T063 : XOP;
TRPEXE .N0T063 : XOP;
"STACK"

ADJSP  .UPDN :XOP;

PUSH  .UPDN .QHSD :XOP;
POP   .UPDN .QHSD :XOP;
"BYTE"

LBYT .SD :XOP;
LIBYT .SD :TOP;

LSBYT .SD :XOP;
LISBYT .SD :TOP;

DBYT .SD :XOP;
DIBYT .SD :TOP;

ADJBP .SD :TOP;
"BIT"

BITRV .QHSD :TOP;
BITRVC .QHSD :TOP;
BITEX .QHSD :TOP;
BITEXV .QHSD :TOP;
BITCNT .QHSD :XOP;
BITFST .QHSD :XOP;
"BLOCK"

STRCMP .RTARTB :XOP;

BLKMD J .RTARTB :XOP;
BLKI N .RTARTB .QSD :XOP;

BLKI D .RTARTB :XOP;
BLKDI .RTARTB :XOP;
"STATUS REGISTER"

RUS :XOP;
JUSCLR :LCOND :JOP;
JUS :LCOND :JOP;
WUSIMP :JOP;
SETUS :XOP;
CLRUS :XOP;
RSPID :XOP;
WSPID :XOP;
RRNDMD :XOP;
WRNDMD :XOP;

RPS :XOP;
WFSJMP :JOP;
RCFILE :XOP;
WCFILE :XOP;
RPFILE :XOP;
WPFILE :XOP;

RPID :XOP;
"CACHE AND MAP"

SWPIC .RTARTB .VP :XOP;
SWPDC .RTARTB .VP .UUK :XOP;
SWPIM .EU :XOP;
SWPDM .EU :XOP;

WUPJMP :JOP;
WEPJMP : JOP;
"INTERRUPT"

RIEN : XOP;
WIEN : XOP;
SIEN : XOP;
CIEN : XOP;

RIPND : XOP;
WIPND : XOP;
SIPND : XOP;
CIPND : XOP;

RIPAR : XOP;
WIPAR : XOP;
"INPUT/OUTPUT"

BLKIOR .RTARTB .BQHS :XOP;
BLKIOR .RTARTB .BQHS :XOP;
INTIOP :XOP;
"PERFORMANCE EVALUATION"

RCTR : XOP;
WCTR : XOP;
RECTR : XOP;
WECTR : XOP;
"MISCELLANEOUS"

NOP : XOP;
XCT : XOP;
RMW : TOP;
WAIT : XOP;
HALT : JOP;
"HOKEY FOR SIMULATOR AND I/O MEMORY"

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>SETSTK</td>
<td>XOP;</td>
</tr>
<tr>
<td>SETSYM</td>
<td>XOP;</td>
</tr>
<tr>
<td>JMPCC</td>
<td>XOP;</td>
</tr>
<tr>
<td>TIMER</td>
<td>XOP;</td>
</tr>
<tr>
<td>INCHRW</td>
<td>XOP;</td>
</tr>
<tr>
<td>INCHRS</td>
<td>XOP;</td>
</tr>
<tr>
<td>OUTCHR</td>
<td>XOP;</td>
</tr>
<tr>
<td>INTFE</td>
<td>XOP;</td>
</tr>
<tr>
<td>BRIOM</td>
<td>BQ:XOP;</td>
</tr>
<tr>
<td>BWIOM</td>
<td>BQ:XOP;</td>
</tr>
<tr>
<td>RIOM</td>
<td>XOP;</td>
</tr>
<tr>
<td>WIOM</td>
<td>XOP;</td>
</tr>
<tr>
<td>JCOMNZ</td>
<td>JOP;</td>
</tr>
</tbody>
</table>
"" "" ""END"
END;
Appendix: S-1 Formal Description

```
define acond □(GTR, EQL, GEQ, LSS, NEQ, LEQ);

define Add(Addend, Augend) → Sum, Cout, Overflow next Continuation ≡
  Add-With-Carry (Addend, Augend, 0) → Sum, Cout, Overflow next Continuation;

define Add-With-Carry (Addend, Augend, Cin) → Sum, Cout, Overflow next Continuation ≡
  let x = Addend, y = Augend
  then let z =<0:x0>+<0:y0> + zero-extend Kin, width(x) + 1)
  then let Sum = low (width(x), z),
           Cout = z<0>,
           Overflow = (x<0> = y<0>) A (x<0> = z<1>)
  then Continuation;

define alcond □(GTR, EQL, GEQ, LSS, NEQ, LEQ, NON, ALL, NAL, ANY);

define ALL (Arg1, Arg2) ≡ (~Arg1 A Arg2)=0;

define ANY (Arg1, Arg2) ≡ (Arg1 A Arg2) ≠ 0;

define bcnum □(MIN, M1, 0, 1);

define Bits(p) ≡
case p of
  Q: 9;
  H: 18;
```

(* number of bits for given precision *)
\[ s : 36; \]
\[ D: 72; \]
\[ \text{end;} \]

\[
\text{define } \text{Block\_Memory\_Address\_Is\_a\_Register} \equiv \text{Use\_Shadow}; \quad (\star \text{ terms missing } \star)
\]

\[
\text{define } \text{bqhs} \equiv (B, Q, H, S) \\|
\]

\[
\text{define } \text{Bytes}(p) \equiv \begin{cases} 
Q: 1; \\
H: 2; \\
s: 4; \\
D: 8;
\end{cases} \quad (\star \text{ number of bytes for given precision } \star)
\]

\[
\text{define } \text{Dest} \equiv \text{Value} = M[\text{address}(\text{Dest})] \leftarrow \text{Value};
\]

\[
\text{define } \text{Dfetch}(M[\text{Address}]) \rightarrow \text{Word} \text{ next Continuation} \equiv \begin{cases} 
\text{let } \text{Word} = M[\text{Address}]; \\
\text{then } \text{Continuation};
\end{cases} \quad (\star \text{ ought to hack memory faults } \star)
\]

\[
\text{define } \text{EQL}(\text{Arg1}, \text{Arg2}) \equiv \text{Arg1} = \text{Arg2};
\]

\[
\text{define } \text{EU} \equiv \{E, U\};
\]

\[
\text{define } \text{Extract\_Bits}(\text{Field}, \text{Mask}) \equiv \\
\text{let } x = \text{Field}, \\
\quad \gamma = \text{Mark},
\]
\[ z = \text{zero-extend} \ (0, \text{width} \ \text{Field}) \] then while \( y \neq 0 \) do if \( y < 0 \) then \( z \leftarrow \text{shift} \ (z, 1) \) \( x \leftarrow \text{unsigned} \ (x < 0) \) fi next \( x \leftarrow \text{shift} \ (x, 1) \) also \( y \leftarrow \text{shift} \ (y, 1) \) od next \( z; \)

define \( \text{GEQ} \ (\text{Arg1}, \text{Arg2}) = \text{Arg1} \geq \text{Arg2}; \)

define \( \text{GTR} \ (\text{Arg1}, \text{Arg2}) = \text{Arg1} > \text{Arg2}; \)

define \( \text{hs} \equiv \{H, S\}; \)

define \( \text{hsd} \equiv \{H, S, D\}; \)

define \( \text{Ifetch} \ (M[\text{Address}]) \rightarrow \text{Word} \) next Continuation \# (\star \text{ought to hack memory faults} \star) let \( \text{Word} = M[\text{Address}] \) then Continuation; \# (\star \text{ought to use instruction cache} \star)

define \( \text{Int-Overflow?} \) [also] next3 Continuation \#
if \( \text{ov} \)
then if \( \text{Int-Overflow\_Enb} \) then \( \text{Overflow-Trap} \) else \( \text{Int-Ovf=} 1 \) next Continuation fi
else Continuation fi;

define \( \text{Jump=} \) pc-nxt-instr \( \leftarrow \) jump-address; \# (\star \text{see Calculate-Jump-Target} \star)

define \( \text{lcond} \equiv \{\text{NON, ALL, NAL, ANY}\}; \)
define LEQ(Arg1, Arg2) ≡ Arg1 ≤ Arg2;

define Iff'(LF, RT);

define Long(p) ≡
    case p of
        Q: H;
        H: S;
        S: D;
    end;

(* long version of a precision *)

define LSS(Arg1, Arg2) ≡ Arg1 < Arg2:

define M[Address] ≡
    let address<0:27> = Address
    then if Memory-Address-Is-a-Register (address)
        then R[<23:27>]
        else physical-memory [address]
    fi;

define Memory-Address-Is-a-Register (Address) ≡
    (Address<0:22> = 0) ∧ (~Block_Memory_Address-Is-a-Register);

define NAL(Arg1, Arg2) ≡ (~Arg1) ∧ Arg2 = 0;

define NEQ(Arg1, Arg2) ≡ Arg1 ≠ Arg2;
define \text{NON}(\text{Arg}_1, \text{Arg}_2) \equiv (\text{Arg}_1 \land \text{Arg}_2) = 0 ;

define \text{Number-of-First-1-Bit}(\text{Field}) \equiv 
\text{let } x = \text{Field} >, 
\quad n < 0:35 > = -1 
\text{then if } x \neq 0 
\quad \text{then repeat } n \leftarrow n + 1 \text{ also } x \leftarrow \text{shift}(x,1) \text{ until } x < 0 \text{ \taepe} 
\text{fi next } n ;

define \text{Number-of-1-Bits}(\text{Field}) \equiv 
\text{let } x = \text{Field} , n < 0:35 > = 0 
\text{then while } x \neq 0 \text{ do if } x < 0 \text{ then } n \leftarrow n + 1 \text{ fi next } x \leftarrow \text{shift}(x,1) \text{ od next } n ;

define \text{qhs} \equiv \{Q, H, S\} ;

define \text{qhsd} \equiv \{Q, H, S, D\} ;

define \text{Reverse-Bits}(\text{Field}, \text{Count}) \equiv 
\text{let } x = \text{Field} , 
\quad y = \text{zero-extend}(0, \text{width}(\text{Field})) , 
\quad n < 0:35 > = \text{Count} 
\text{then while } n > 0 
\quad \text{do } n \leftarrow n - 1 \text{ also } 
\quad \{ y \leftarrow \text{shift}(y,1) \vee \text{unsigned}(\text{low}(1,x)) \text{ next } x \leftarrow \text{shift}(x,-1) \} 
\quad \text{od next } 
\quad y ;

define \text{rnd} \equiv \{FL, CL, DM, HP, US\} ;

define \text{Skip} \equiv \text{pc-nxt-instr} \leftarrow \text{program-counter} + \text{signed}(\text{opcode.SK}) ;
define Subtract (Minuend, Subtrahend) \rightarrow Difference, Cout, Overflow next Continuation = Subtract--With-Carry (Minuend, Subtrahend, 1) \rightarrow Difference, Cout, Overflow next Continuation ;

define Subtract--With-Carry (Minuend, Subtrahend, Cin) \rightarrow Difference, Cout, Overflow next Continuation =
    let x = Minuend, y = Subtrahend
    then let z
        = co:x + co:-y + zero-extend Kin, width (x) + 1
    then let Difference = low (width (x), z),
        Cout = z<0>,
        Overflow = (x<0> = y<0>) + (y<0> = z<1>)
    then Continuation;

define updn \equiv \{UP, DN\};

define up \equiv \{V, P\};

define uuk \equiv \{U, UK\};
10 Appendix: The S-1 Assembler (FASM)

10.1 Preliminaries

10.1.1 Instruction and Data Spaces

It is assumed that the user is familiar with the S-1 architecture and in particular understands about page table access bits. These are the bits that control what kind of access can be made by the processor to its pages. The output from FASM specifies certain page table access bits for the various output segments. In more detail, an output segment is either an instruction segment or a data segment, corresponding to the page table access bits INSTRUCTIONS and DATA. During an assembly, FASM maintains a number of spaces, each of which is either an instruction space or a data space. Just how many of these spaces there are and how they are mapped into the output segments is described in Section 10.3.

10.1.2 Passes

FASM makes three passes over the input file. This is necessary to do a good (but not perfect) job on optimizing the use of PR type jumps. During the first pass, FASM assumes that all jumps will NOT be in PR mode. This causes labels to be set to the maximum possible value that they might attain. During the second pass, FASM attempts to use PR type jumps for jumps in \textit{I} space, when the jump destination is in \textit{I} space only and not external. By the end of the second pass all of the labels have been set to their final correct values. During the third pass, the code is actually assembled and output.

10.1.3 Character Set

The character set understood by FASM is the \textit{superset} of ASCII used at the Stanford Artificial Intelligence Lab. Certain important characters are used by FASM that are not present in standard ASCII. FASM does, however, allow substitutes for these characters from standard ASCII. The following table lists the allowable substitutions:

<table>
<thead>
<tr>
<th>Stanford ASCII</th>
<th>ASCII</th>
<th>Stanford ASCII</th>
<th>ASCII</th>
</tr>
</thead>
<tbody>
<tr>
<td>\textless{} and \textgreater{}</td>
<td>[] and [</td>
<td>\textless{} (left arrow)</td>
<td>=</td>
</tr>
<tr>
<td>&amp;lt;</td>
<td>?</td>
<td>\textup{up arrow}</td>
<td>\textasciicircum{} (caret)</td>
</tr>
<tr>
<td>&amp; (“and” sign)</td>
<td>&amp;</td>
<td>* (not-equal)</td>
<td>*</td>
</tr>
<tr>
<td>v (“or” sign)</td>
<td>!</td>
<td>\textasciitilde{} (not-sign)</td>
<td>,</td>
</tr>
</tbody>
</table>

Table 10-1
FASM Character Set
10.2 FASM Formats

10.2.1 Expressions

The primary building block of a FASM statement is the expression. An expression is made up of terms separated by operators with no embedded blanks. A single term with no operators is a legal expression. An expression may have one or more attributes. The possible attributes are: register, instruction value (IVAL), data value (DVAL), and external value (XVAL). These attributes are derived from the terms and operators that make up the expression.

When an expression is encountered, FASM attempts to perform the indicated operations on the specified terms. Sometimes, the value of a term is not available (for example, is undefined or is external) at the time the expression is evaluated. Sometimes this is permissible and sometimes it will cause an error. In the descriptions that follow it will sometimes be said that an expression must be defined at the time it is evaluated.

10.2.1.1 Operators

The following are the valid operators along with their precedences:

\[
\begin{array}{cccccccc}
+ & - & * & / & \& & \% & \! & \to
\end{array}
\]

1 1 2 2 5 5 3 3 3 3 4

The first four are the usual arithmetic operators of addition, subtraction, multiplication and division. Plus is ignored as a unary operator. Minus may also be used as a unary operator. A is equivalent to - as a unary operator. % is a unary operator which forces the entire expression to have the register attribute. The next four operators are Boolean. They are logical negation, inclusive or (either ! or v), logical and (either & or A) and exclusive or (either • or #). The last operator is the logical shift operator. A \to B has the value of A left-shifted B bits. A logical right shift is performed if B is negative. Each operator has a precedence which is used to determine order of association. For operations with the same precedence, association is to the left.

Angle brackets <> (also known as brokets and pointy brackets) may be used to parenthesize arithmetic and logical expressions. (Parentheses () themselves may not be used for this purpose; they are used to indicate index registers.) A parenthesized (or rather, broketed) expression may take more than one line, in which case the value of the last line is used as the value of the expression. However, ALL the lines are evaluated and then all the values are thrown out except for the last one. These evaluations may have side effects like defining symbols, or executing macros, etc.
10.2.1.2 Terms

A term in an expression may be a number, a symbol, a literal, a text constant or a value-returning pseudo-op.

10.2.1.2.1 Numbers

A string of digits is interpreted as a number in the current radix unless it ends in a decimal point in which case it is assumed to be a decimal number. The radix is initially base 8 (octal) and may be changed with the RADIX pseudo-op. A floating point number has digits on both sides of a decimal point and may be followed by an E, an optional + or - and a one or two digit exponent, which is assumed to be a decimal number and should not have an explicit decimal point.

10.2.1.2.2 Symbols

A symbol is a one to twelve character name made up from letters, numbers, and the characters . and $. (A symbol may actually contain more than twelve characters, but all characters after the twelfth are ignored.) A symbol must not look like a number; for example, 43. is an integer and 0.1 is a floating point number, whereas 0.1, 1.E5, and 2.3E5 are symbols. Symbols have values and attributes. The values are 36-bit numbers which are used in place of the symbol when it appears in an expression. The attributes are: register, instruction value (IVAL), data value (DVAL), half-killed, external value, and macro name.

Just the single character . is a symbol whose value is the current location counter. It is either an IVAL or a DVAL, depending upon which space is currently being assembled into. The symbols RTA and RTB have been predefined to have the values $4 and $6 respectively. Register values are in the range 0..37. If a symbol is a macro name, then instead of having a value, the symbol has a macro definition associated with it. This macro definition is expanded when the symbol is seen under certain circumstances and the expansion is used in place of the symbol in the expression. (See the section on macros for more details on macro definition and expansion.)

When a symbol with the register attribute appears in an expression, then the expression is a register expression and itself has the register attribute. At most one external symbol may appear in an expression. It does not matter how it appears in the expression, it is assumed to be added in. This causes the expression to be an XVAL. If an IVAL (DVAL) ever appears in an expression then the whole expression is an IVAL (DVAL) with one exception. An IVAL (DVAL) minus an IVAL (DVAL) is no longer an IVAL (DVAL). Note: in a relocatable assembly all relocation is done by ADDITION of the I space or D space relocation or of an external symbol’s value. Therefore using the negative of an IVAL, DVAL or external value will not have the right effect.

10.2.1.2.3 Literals

A literal is any set of assembler statements enclosed in [ ] (called square brackets). A literal directs the assembler to assemble the statements appearing inside the square brackets and store them at some location other than where the current location counter points. The value of the literal
for use in an expression is the address where the first single-word of the literal is assembled. There are certain restrictions on just what may appear inside a literal. Certain pseudo-ops are Illegal inside of literals (see the section on pseudo-ops). Currently, labels are not permitted inside a literal, although this may change in the future. The symbol . is not affected by the fact that it is referenced from inside a literal. It will have the value it had at the point where the literal was begun even though the literal may have assembled some statements already.

Just where the literal is assembled is determined by several factors. First it is determined whether the literal is an instruction-space or a data-space literal. This is determined in the following manner. If the next characters immediately after the [ that begins the literal are !I or !D, then the literal is an instruction- or data-space literal, respectively. If not, then the literal will be an instruction-space literal if it contains any opcodes. Otherwise it will be a data-space literal. All instruction-space literals will be assembled starting at the current location counter when a LIT pseudo-op is encountered while in instruction-space. A similar statement is true of the data-space literals. Certain other pseudo-ops cause an implicit LIT to be done first.

10.2.1.2.4 Text Constants

An ASCII text constant is enclosed in double-quotes and has the value of the right-adjusted ASCII characters packed one to a quarter-word. For example:

"ab"

is the same as the number 141 142 8. If more than four characters are specified, then only the value of the last four will be used. If the trailing double-quote is missing, the assembler will stop accumulating characters when it sees the end of line. The last four characters will be used in the constant and no error message will be given.

10.2.1.2.5 Value-returning Pseudo-ops

Some pseudo-ops generate values and may be used as terms in an expression. See the descriptions of the individual pseudo-ops for a description of the values they return.
10.2.2 Statements

10.2.2.1 Statement Terminators

How a statement is terminated will depend upon the exact type of statement. In general, a statement is terminated with a line-feed, a $\equiv$, or a semicolon that begins a comment that terminates at the next line-feed. Some statements, like symbol definitions, can also be terminated with a space or a tab.

10.2.2.2 Symbol Definition

Symbols may be defined to have specific values with the assignment statement or by declaring the symbol to be a label. The assignment statement has two forms:

```
SYMBOL=expression or SYMBOL+=expression
```

An $=$ may be used in place of a $+$. These statements define or redefine the symbol to have the value of the expression. The expression must be defined at the time the assignment statement is processed. Any attributes of the expression are passed on to the symbol (except for the *half-killed* attribute). For example, if the expression has a register value, then the symbol is given the register attribute. In addition if the second form is used (with two left-arrows) then the symbol will additionally be given the half-killed attribute. This attribute is not used by the assembler but is passed on to the debugger, where it means that the symbol should not be used in symbolic *typeout*. It does not affect the ability to use the symbol for type-in.

A symbol may be declared to be a label by saying either of:

```
SYMBOL: or SYMBOL::
```

These both define the symbol to be equal to the location counter. The attributes of the location counter are passed on to the symbol. The double colon (:) causes the symbol to be half-killed.

It is legal to redefine a symbol’s value with an assignment statement but it is not possible to redefine a label’s value or to define as a label any symbol that has previously had a value assigned.

An assignment statement can itself be an expression and has the value of the expression to the right of the arrows. Therefore it is possible to assign the same value to multiple symbols as follows:

```
A=B+C%1
```

which will define all of A, B and C to have the register value 1. An assignment statement is terminated by most any separator, including space and tab. Therefore it is possible to have more than one assignment statement per line, or have an assignment statement on the same line with other statements.
10.2.2.3 S-l Instructions

An S-l instruction is a statement that can cause the assembly of one, two or three single-words. It is made up of an opcode with modifiers followed by a list of operands.

10.2.2.3.1 Operands

An operand may be in any one of the following formats: (in the following | . . . . | may be used in place of < . . . >).

\[ \text{expression} \]

This may be a register expression or not. If so, it is assembled as register direct, otherwise as an absolute address. If the operand is a hop, skip, or jump destination, then the difference between the expression and the location counter (.) is used as the signed displacement, if possible.

\[ \text{?expression} \]

This assembles as either a short or long constant depending upon the value of expression. It is dangerous to use an as yet undefined symbol in the expression, as the assembler might decide to switch from one length to another, which would confuse the rest of the assembly. If the expression is in the range \(-3^{2} \ldots 31\) (decimal) the assembler will generate a short constant. If not, it will generate a long, sign-extended constant. A data word (see below) may not appear in the expression unless it is enclosed in brackets.

\[ \#\text{expression} \]

This assembles as a short constant. It doesn’t matter if the expression has a register value or not. If not, it is an error if the expression cannot be expressed as a short constant.

\[ \text{expression(register expression)} \]

This is a short index. The expression inside the parentheses must have a register value. If the internal assembler switch BADRSI is off (the default state), the expression before the parentheses is assumed to be a number of single-words and must be in the range \(-32 \ldots 31\) (decimal). If the switch is on, it is assumed to be a number of quarter-words and must be divisible by 4. The result of division by 4 must be in the range \(-32 \ldots 31\) (decimal). If the expression before the parentheses is omitted, zero is assumed.

\[ \#\text{expression+} \]

This is a format-1 long constant (right justified with zero fill).
This is a format-3 long constant (left justified with zero fill). The spaces around the ↔ are optional.

\[ #c!S→ expression> \]

This is a format-2 long constant (right justified, sign extended).

\[ #cexpression>/register expression) \]

This is an indexed constant. The first expression is the constant and the second expression is the index register (which may be zero but may not be omitted).

\[ c!P@ expression(exp2)→(exp3(exp4))↑exp5 \]

This is the general form of an extended word. The !P and !Q are optional and cause the P bit and I bit respectively to be set in the extended word. If exp2 is present, the extended word is in variable-based format (V-bit=1); otherwise it is in fixed-based format. Expl is the base or signed displacement and is considered a quarter-word address (note that in short indexing, the corresponding expression may be a signed single-word value). Everything after the ↑ is optional. If nothing is there, a short operand (SO) of short constant 0 is generated. If something is there, the outer set of parentheses must be present. These are mnemonic, indicating that the SO that’s inside the parentheses is fetched. The SO inside the parentheses may be either a short index (which requires the use of another set of parentheses as described above) or register direct (in which case no other parentheses are used) which must evaluate to a register value. Finally, if the exp5 is present (which it may be even if (exp3(exp4)) is omitted), the value of exp5 is used as the S field of the extended word.

\[ !expression \]

This format forces the operand to have the value of the low 12 bits of expression. No extra word will be assembled for an extended word in the case that the value has the 40008 bit on. It is possible with this format to generate illegal instructions. It is meant for hand or program patching of code.

Here are some examples:

\[ c!P Table(R3)→(-3(SP))↑2 \]
\[ c Table→(R5) or c Table(R5)→ \]
\[ c@ Table@((SP)) \]

10.2.2.3.2 Opcodes and Modifiers

An opcode is built out of a base opcode name followed optionally by a . and an opcode modifier and another . and another modifier, etc. The modifiers are standard as defined in the opcode files. Numeric modifiers are in decimal without a decimal point. So, for example,
SLR.8

is different from

SLR.10

It is also possible to use an already defined symbol as a modifier. For example, if A has been defined by \texttt{A+%5} then \texttt{SLR.A} assembles the same way as \texttt{SLR.5} does. Note that an expression may NOT be used in place of a modifier. For example, \texttt{SLR.4+1} is not permitted in place of \texttt{SLR.5}. Also note that if there is a conflict between a legal modifier name and a symbolic value, the legal modifier name will win. For example:

\begin{verbatim}
M1++1
BNDTRP.M1.S XXX,YYY
\end{verbatim}

will NOT be the same as:

\begin{verbatim}
BNDTRP.1.S XXX,YYY
\end{verbatim}

because \texttt{M1} is a legal modifier for \texttt{BNDTRP} and takes precedence over the lookup of the symbol \texttt{M1}.

Modifiers should not be omitted from instruction opcodes, with one exception: a precision modifier \{Q, H, S, D\} which is omitted will be assumed to be S. Modifiers should be written in the order defined by the instruction descriptions.

The opcode must be separated from the operand list by spaces or tabs.

10.2.2.3.3 Instruction Types

There are five basic S-1 instruction types, SOPs, JOPs, XOPs, TOPs, and HOPs. For the assembler, they differ as to the number and interpretation of operands.

‘An SOP is a two operand instruction with a skip destination. The skip destination is just like a third operand, and should evaluate to the quarter-word address of the instruction that is to be skipped to. Both of the operands must be present. If the skip destination is missing, then the instruction is assembled so as to skip over the next instruction, however long it is. For example,

\begin{verbatim}
ISKP.GTR %1,#100,EXIT
\end{verbatim}

assembles a conditional skip to the label EXIT. During the last pass of the assembly, the assembler checks to see that the skip is within range. This means that the value of the skip destination operand must be within \texttt{-8..7} of the location of the SOP.
A JOP is a two operand instruction, the second of which is the jump destination. If only one operand is specified, then which operand it is assumed to be depends upon the exact opcode. Some opcodes expect only one argument, in which case that argument is the jump destination (JMPA, for example). The opcodes JSR and JCR expect one or two operands. If only one is supplied it is assumed to be the jump destination. For other JOPs, if there is only one argument, it is assumed to be OPI and the jump is assembled to skip over the next instruction (just as for an SOP with an omitted skip destination). The assembler will try its best to assemble the jump with the PR-bit on (it even takes a whole extra pass through the source file just for this). For example,

```
IJMPZ,NEQ %2,LOOP
```

assembles a jump to location LOOP.

An XOP is a two operand instruction, one of which must be specified. If exactly one is given, then, depending upon the specific instruction, either it is used for both operands or the second operand is defaulted to be register zero (7.0). For example,

```
INC COUNT
```

assembles the same as

```
INC COUNT, COUNT.
```

A TOP is a three operand instruction, where one of the operands is restricted. There are 4 possible combinations for the operands, involving use of RTA and RTB. If only two operands are given, then \( T = 00 \) is used (\( \text{DEST} = S_1 \ast OPI \)). If the first operand’s value is RTA, then \( T = 10 \) is used (\( \text{DEST} = RTA, S_1 = OPI \)). If it is RTB, \( T = 11 \) is used (\( \text{DEST} = RTB, S_1 = OPI \)). If the second operand’s value is RTA, then \( T = 01 \) is used (\( \text{DEST} = OPI, S_1 = RTA \)). Any other format is illegal. For example,

```
ADD RTA,FOO,BAR
```

assembles a \( T = 10 \) TOP.

An HOP is a one operand instruction. It takes a jump destination like a JOP and assembles it as a pc relative single-word offset directly into the OD1 and OD2 fields. No extended words are ever used. This instruction type is specifically for the JPATCH instruction, which can jump to \( \text{PC} - <2^{24} \ast 4 > \) through \( \text{PC} + <2^{24} \ast 1 \ast 4 > \). Note that this is not the full virtual addressing range of the S-l. This instruction, therefore, is not recommended for branching. Use JMPA instead, which can jump to any location in the address space. JPATCH is provided so that a debugger can “patch” an instruction location and clobber only one single-word.
10.2.2.4 Data Words

A data word is much like a short index in that it can specify indexing. For example,

```
-1
30, 7 ; A single-word with 30 in its left half-word
   ; and 7 in its right half-word
  @-4(SP)
(TT)[ 1
      2
      4 ]
```

are all data words. If indexing is used, then the value in the register field is assembled into bits 
<1:5> and the value of the expression surrounding the index is assembled into bits <6:35>. If 
indexing is not used, then the value is stored in the entire word, bits <0:35>. If an @ is present, the 
sign bit of the word is turned on. This is the P-bit in an indirect word. The word “surrounding” is 
used because of the following effect:

```
-1 (TT)[ A
     B
     C 3
```

will assemble with TT in the index field and with the address of the literal -1 in the address field. 
This is useful if TT for example ranges from 1 to 3.

Data words may be used anyplace where an instruction might have been used. They may be 
used in long constants and in literals. They are legal inside any bracketed expression.
10.3 Absolute and Relocatable Assemblies

An assembly is either absolute or relocatable. Initially it is assumed that the assembly is relocatable. Certain things in the input file may cause the assembler to try to change its mind if it is not too late. The pseudo-ops ABSOLUTE and RELOCA will force absolute and relocatable respectively. A LOC will force absolute.

In a relocatable assembly, there is one instruction space and one data space. These spaces may be interleaved in the input file (by use of ISPACE, DSPACE and XSPACE pseudo-ops) but will be separated into two disjoint spaces in the output. The data space will be output immediately after the instruction space and it is up to the linker to further relocate it to begin on a page boundary (or whatever).

Whenever a word is assembled, the attributes of the expressions involved in the assembly of that word are passed on to the word itself. The assembler outputs instructions to the linker to relocate every IVAL by adding to it the starting address of the instruction segment and similarly for DVALs and the starting address of the data segment. Notice that this does not do the right thing for the difference between an IVAL and a DVAL. This is because the assembler does not keep track of whether the relocation should be positive or negative.

In an absolute assembly, no relocation is done. There may be multiple instruction and data spaces. The pseudo-ops IPAGE and DPACE cause the assembler to move the location counter to a new page boundary and switch to the indicated space. The assembler output will contain multiple spaces which occur in the same order as the IPAGE and DPACE statements. The LOC pseudo-op may be used to set the value of the location counter to any desired absolute address (with some restrictions). It cannot be used to change spaces.

An IPAGE or DPAGE or LOC pseudo-op may not be used in a relocatable assembly and an ISPACE, DSPACE or XSPACE pseudo-op may not be used in an absolute assembly.
10.4 The Location Counter

The location counter is a symbol internal to the assembler that has the value of the quarter-word address where the next word will be assembled. It has either the IVAL or DVAL attribute depending upon the use of the IPAGE, DPAGE, ISPACE, DSPACE and XSPACE pseudo-ops. Initially it has the IVAL attribute and for an absolute assembly, it has initial value \(10000_8\). For a relocatable assembly it has initial value 0. The symbol . may be used to reference the location counter. It cannot be defined with an assignment statement or used as a label.
10.5 Pseudo-ops

The following is a list of all the pseudo-ops in alphabetical order. Wherever the construct `text` is used, the `text` represents the first non-blank, non-tab character appearing after the pseudo-op and text is all of the characters between the matching pair of these characters.

\[ .\text{ALSO}, \text{conditionally assembled text > rest of program} \]
\[ .\text{ELSE}, \text{conditionally assembled text > rest of program} \]

These pseudo-ops conditionally assemble the text in brokets depending upon the success or failure of the immediately preceding conditional. There is an assembler internal symbol called .SUCC which is set when a conditional succeeds and is cleared when one fails. .ALSO will succeed if .SUCC is set and .ELSE will succeed if it is clear. If a conditional succeeds, .SUCC is set both at the beginning and at the end of the conditionally assembled text. This enables the inclusion of conditionals within conditionals while using .ALSO or .ELSE following any outer conditional. For example,

\[
\text{IFN A-B,}<\text{IFIDN}<x>,<y>,<...>><\text{ELSE}<>>
\]

Here, the .ELSE tests the success of the IFN A-B independent of whether the IFIDN succeeded or failed.

\[ .\text{AUXO <filename>} \]

Prepares the file <filename> to receive auxiliary output. Auxiliary output can be generated with the AUXPRX and AUXPRV pseudo-ops. The auxiliary output file remains open until the next .AUXO or the end of the assembly is encountered. It is probably most appropriate to do the .AUXO during just one pass of the assembly. This can be done, for example by

\[
\text{IF3,}<.\text{AUXO FOO.BAR[P,PN]}><
\]

\[ .\text{INSERT <filename>} \]

Starts assembling text from the new file <filename>. When the end of file is reached in the new file, input is resumed from the previous file. .INSERTs may be nested up to a level of 10.

\[ .\text{LENGTH text } \]

Has the value of the length of the string text. A CRLF counts as one character.
.QUOTE text

Legal only inside a macro definition. It allows the assembler to see text without scanning it for a DEFINE or a TERMIN.

.SWITCHswname1,swval1,swname2,swval2,...

Sets internal assembler switch "swname1,2,..." to the value in the expression "swval1,2,...". The currently existing switches are:

BADRSI If set, all short indexes are assumed to be quarter-word addresses and must be divisible by four. Otherwise a short index is considered a single-word index.

ABSOLUTE

Forces the assembly to be absolute.

.ASCII text

Assembles text as ASCII characters into consecutive quarter-words, padding the last used single-word with zeros. This pseudo-op may cause more than one word to be assembled as long as it is not enclosed in any level of brackets. However, the “value” of this pseudo-op is the value of the last word it would assemble. So if it is used in an expression, the arithmetic applies only to the last word. If it is enclosed in brackets, then all but the last word are thrown away. For example,

1+ASCII /ABCDEFG/

is the same as

ASCII /ABCD/

<ASCII /EFG/>+1

but not the same as

1+<ASCII /ABCDEFG/> which is the same as

1+ASCII /EFG/
ASCII  text
Is the same as ASCII except that macro expansion and expression evaluation are enabled from the beginning of text as in PRINTV. \ and ' may be used as in PRINTV.

ASCIIZ  text
Same as ASCII except that it guarantees that at least one null character appears at the end of the string.

ASCIIZV  text
Is the same as ASCII except it does ASCIZ.

AUXPRX  text
The text is output to the auxiliary file. An error message is generated if no auxiliary file is open.

AUXPRV  text
Is the same as AUXPRX except that macro expansion and expression evaluation are enabled from the beginning of text as in PRINTV. \ and ' may be used as in PRINTV.

BLOCK express ion
Adds expressions to the location counter. That is, the expression is the number of single-words to reserve. The expression must be defined when the BLOCK pseudo-op is encountered.

BYTE (s1)b11, b12, b13 ..., (s2)b21, b22, b23, ...
The BYTE pseudo-op is used to enter bytes of data. The s-arguments indicate the byte size to be used until the next s-argument. The b-arguments are the byte values. An argument may be any defined expression. The BYTE pseudo-op may not evaluate to more than one word. The s-values are interpreted in decimal radix. Scanning is terminated by either ; or >, so a BYTE pseudo-op may be used in an operand or in an expression. For example,

MOV A,#<BYTE (7)15,12>
MOV B,{1+<BYTE (7)15,12>}

COMMENT  text
The text is totally ignored by the assembler.

**DEFINE name argument list**

This pseudo-op is used to define a macro. See the section on macros for a description.

**DPAGE**

If the current space is instruction space, it does an implicit LIT, advances the location counter to the next page boundary, and sets the space to data. If the current space is data, it merely advances to the next page boundary. This pseudo-op may not appear inside of a literal or in a relocatable assembly.

**DSpace**

This is a no-op if the current space is already data. Otherwise it switches to data space and restores the location counter from the last value it had in data space. This pseudo-op may not appear inside of a literal or in an absolute assembly.

**END expression**

Indicates the end of the program. The expression is taken to be the starting address. This pseudo-op may not appear inside of a literal. END forces an implicit LIT to be done first for both instruction and data space. The expression must be defined when the END pseudo-op is encountered.

**EXTERNAL sym1, sym2, sym3, ...**

This pseudo-op defines the symbols in the list to be “external” symbols. The symbols in the list must not be defined anywhere in the program. Only one external reference may be made per expression. The value of the external will be ADDED by the linker to the word containing the expression regardless of the operation the expression says to perform on the external symbol.
\textbf{IFN3}, \textit{conditional \textit{ly} assembled \textit{text} > rest of \textit{program}}

Assembles \textit{conditionally assembled \textit{text}} if the assembler is in pass 1, 2 or 3 for IF1, IF2 and IF3 or if the assembler is not in pass 1, 2 or 3 for IFN1, IFN2, IFN3.

\textbf{IFDEF} \textit{symbol}, \textit{conditionally assembled \textit{text} > rest of \textit{program}}
\textbf{IFNDEF} \textit{symbol}, \textit{conditionally assembled \textit{text} > rest of \textit{program}}

Assembles \textit{conditionally assembled \textit{text}} if the symbol is defined or not for IFDEF and IFNDEF respectively.

\textbf{IFE} \textit{expression}, \textit{conditionally assembled \textit{text} > rest of \textit{program}}
\textbf{IFN} \textit{expression}, \textit{conditionally assembled \textit{text} > rest of \textit{program}}
\textbf{IFL} \textit{expression}, \textit{conditionally assembled \textit{text} > rest of \textit{program}}
\textbf{IFG} \textit{expression}, \textit{conditionally assembled \textit{text} > rest of \textit{program}}
\textbf{IFLE} \textit{expression}, \textit{conditionally assembled \textit{text} > rest of \textit{program}}
\textbf{IFGE} \textit{expression}, \textit{conditionally assembled \textit{text} > rest of \textit{program}}

Assembles \textit{conditionally assembled \textit{text}} if the condition is met. If the condition is not met, then the program is assembled as if the text from the beginning of the pseudo op to the matching > were not present. For IFE the condition is “the expression has value zero,” for IFN it is “the expression has non-zero value,” etc. In any case the expression must not use any undefined or external symbols. The comma, < and > must be present but are “eaten” by the conditional assembly statement. In deciding which is the matching right broket, all brokets are counted, including those in comments, text and those used for parentheses in arithmetic expressions. Therefore one must be very careful about the use of brokets when also using conditional assembly. For example, the following example avoids a potential broket problem:

\begin{verbatim}
IFN SCANLSS, c
    SKP. NEQ A, ","
    ;> MATCHING BROKET
    JMPA FOUNOLESS
END OF IFN SCANLSS
\end{verbatim}

The broket in the comment is used to match the one in double quotes so that the conditional assembly brokets will match.

\textbf{IFIDN} \textit{string1}, \textit{string2}, \textit{conditionally assembled \textit{text} > rest of \textit{program}}
\textbf{IFDIF} \textit{string1}, \textit{string2}, \textit{conditionally assembled \textit{text} > rest of \textit{program}}

These are text comparing conditionals. The strings that are compared are separated by commas and optionally enclosed in brokets. If the strings are identical (different for IFDIF) then the text inside the last set of brokets is assembled as for arithmetic conditionals.
IFB <string>,< conditionally assembled text > rest of program
IFNB <string>,< conditionally assembled text > rest of program

These text testing conditionals compare the one string against the null string. They are equivalent to

IFIDN <string>,<>,< . . . > . . .
IFDIF <string>,<>,< . . . > . . .

INTERNAL sym1,sym2,sym3,...

Defines each symbol in the list as an “internal” symbol. This makes the value of the symbol available to other programs loaded separately from the one in which this statement appears.

IPAGE

If the current space is data space, it does an implicit LIT, advances the location counter to the next page boundary and sets the space to instructions. If the current space is instructions, it merely ‘advances to the next page boundary. This pseudo-op may not appear inside of a literal or in a relocatable assembly.

ISPACE

Is a no-op if the current space is already instructions. Otherwise it switches to instruction space and restores the location counter from the last value it had in instruction space. This pseudo-op may not appear inside of a literal or in an absolute assembly.

LIST

Increments listing counter. Listing is enabled when the count is positive. The count is set to one at the beginning of each pass. XLIST is used to decrement the count.

LIT

Forces all literals in the current space (instruction or data) that have not yet been emitted to be assembled starting at the current location counter. It has no effect on the literals in the “other” space. This pseudo-op may not appear inside of a literal.
LOC  express i on

Sets the location counter to the specified quarter-word address. May not appear inside of a literal or in a relocatable assembly.

MLIST

Increments macro listing counter. Macro expansion listing is enabled when the count is positive. The count is set to one at the beginning of each pass. XMLIST is used to decrement the count.

PRINTV  text

Prints text on the console. It is identical to PRINTX except that macro expansion may occur within the text. \ and ' may be used within the text as in macro arguments and expression evaluation. See the section on special processing in macro arguments for an explanation of \ and ' processing. Macro expansion is initially enabled at the beginning of text and may be disabled with \\.

PRINTX  text

Prints text on the console.

RADIX  expression

Sets the current radix to expression. The radix may not be set less than two.

RELOCA

Forces the assembly to be relocatable.

REPEAT  expression, <body>

Assembles body concatenated with a carriage return expression many times. The expression must be defined at the time the REPEAT pseudo op is encountered. The expression must be non-negative. If it is zero, the body will not be assembled.
This pseudo-op is legal only during a macro definition. It is used to terminate a macro definition. See the section on macros for a description.

---

**TITLE** `name other-text`

Sets the title of the program to `name`. Everything else on the line is ignored.

---

**XLIST**

Decrements listing counter. Listing is enabled when the count is positive. The count is set to one at the beginning of each pass. `LIST` is used to increment the count.

---

**XMLIST**

Decrements macro listing counter. Macro expansion listing is enabled when the count is positive. The count is set to one at the beginning of each pass. `MLIST` is used to increment the count.

---

**XSPACE**

Has the effect of `ISPACE` if the current space is data and `DSPACE` if the current space is instructions. This pseudo-op may not appear inside or a literal or in an absolute assembly.
10.6 Macros

The FASM macro facility shows a strong resemblance to those of FAIL (the macro assembler for the PDP-10 developed and used at the Stanford Artificial Intelligence Laboratory) and MIDAS (the macro assembler for the PDP-IO developed and used at the M.I.T. Artificial Intelligence Laboratory), which are hereby acknowledged.

Macros are essentially procedures that can be invoked by name at almost any point in the assembly. They can be used for abbreviating repetitive tasks or for moving quantities of information from one part of the assembly to another (in fact even from one pass to another). Macro operation is divided into two parts: definition and expansion.

The macro facility does differ in an important way from other assemblers, however. Macro expansion in FASM is performed at the “read-next-character” level whereas in other assemblers it is done at symbol lookup time during expression evaluation. Due to this difference, in FASM, macro expansion inherently produces “string” output rather than evaluated expressions as is sometimes the case in other assemblers. Wherever a macro call is seen, the effect can be predicted by substituting the body of the called macro in place of the call.

10.6.1 Macro Definition

Macros are defined using the DEFINE pseudo-op which has the following format:

```
DEFINE macroname argumentlist
    body of macro definition
TERMIN
```

This will define the symbol macroname to be a macro whose body consists of all the characters starting after the CRLF that ends argumentlist and ending with the character immediately preceding the TERMIN.

10.6.1.1 The Argument List

Basically, the argument list is a list of formal parameters for the macro. This is similar to the list of formal parameters for a procedure in a “high” level language. The parameters are symbol names and are separated by commas. The number of macro arguments is in the range 0..64. The macro argument list is terminated by either a ; or a CRLF.

Each macro argument has certain attributes associated with it. In FASM these attributes are balancedness, gensymmedness, and parenthesizedness. From now on, it shall be said that an argument is or is not balanced, is or is not gensymmed, and that certain pairs of parentheses can or cannot parenthesize an argument. If an argument isn’t balanced or gensymmed then it is said to be normal.

Argument attributes are specified by enclosing a string of characters in double quotes
preceding an argument in the argument list. The attributes specified by that string are “sticky”, that is, they apply to all following arguments until the next such string is specified. The characters B and G may appear in the string to indicate that the argument is to be balanced or gensymmed respectively. There are four parenthesis pairs, namely: ( and ), [ and ] , < and > , and { and }. Any of these characters may appear in the string to indicate that that set of parentheses may be used to parenthesize that argument. One final thing that may appear in the string is a statement about the concatenation character for the macro body. If the string !=- appears, where is any character other than CRLF, then will be the concatenation character. If the string O! appears, then there will be no concatenation character. Only the last statement made about the concatenation character will apply.

At the beginning of the argument list, the attributes have the following defaults: ! is the concatenation character, arguments are neither balanced nor gensymmed, and any parenthesis may be used to parenthesize an argument. Whenever an attribute string is encountered, the previous set of attributes are forgotten and the new one applies to future arguments until the next string is specified.

Here are some examples of valid macro definition lines:

```
DEFINE MAC
DEFINE MAC1 A, B, C
DEFINE MAC2 ";:;" A, B, "G" C
DEFINE MAC3 "(B)" A, "[B]" B
```

With these definitions, MAC has no arguments and has ! for the concatenation character. MAC1 has three normal arguments, A, B and C with ! for the concatenation character. MAC2 has two normal arguments A and B, a gensymmed argument C and uses ' as the concatenation character. MAC3 has a balanced argument A, for which () and [] can be used as parentheses and a normal argument B for which [] can be used as parentheses. MAC3 has no concatenation character.

10.6.1.2 The Macro Body

The macro body begins at the character following the CRLF at the end of the define line and ends with the last character before the matching TERMIN. Within the macro body, FASM replaces all delimited occurrences of formal parameters with a mark that indicates where the actual parameter should be substituted. Any character that is not a symbol constituent is considered a delimiter for this purpose. The concatenation character is also considered a delimiter. However, the concatenation character is deleted wherever it occurs and will not appear in the macro body definition. The concatenation character is useful to delimit a formal parameter where, without the concatenation character, the formal parameter would not have been recognized as such. For example,

```
DEFINE MAC A, B, C
PUSH.SP B
PUSH.SP C
```
If X, Y and Z were substituted for the formal parameters A, B and C, then the third line would assemble as JSR XRTN. Without the concatenation character, it would always assemble as JSR ARTN regardless of the actual value of the parameter A.

In addition to scanning for formal parameters in the macro body, FASM also scans for occurrences of the names DEFINE and TERMIN. It keeps a count of how many it has seen so that it can find the TERMIN that matches the DEFINE that began the macro definition. This allows a macro body to contain a macro definition entirely within it. For example,

```
DEFINE MAC1 A
DEFINE MAC1 A
****
TERMIN
TERMIN
```

defines a macro called MAC1 which contains a complete macro definition sequence within itself.

Note that FASM does NOT recognize either comments or text constants as special cases in its search for DEFINEs, TERMINs and formal parameters. Therefore, the user must be careful when using the words DEFINE and TERMIN in those places. They WILL be counted in order to find the TERMIN that marks the end of the current definition. There is a pseudo-op called .QUOTE that can be used if it is desired to inhibit FASM from seeing a DEFINE, TERMIN or macro parameter. .QUOTE is like an ASCIZ statement, taking the first nonblank character after the .QUOTE as a delimiter and passing all characters up to the matching delimiter through to the macro definition. For example,

```
DEFINE MAC
****
; how to put a .QUOTE /DEFINE/ in a comment
TERMIN N
```

will define MAC's body to be

```
****
; how to put a DEFINE in a comment
```
10.6.2 Macro Calls

A macro call occurs whenever a macro name is recognized in a context where macro calls are permitted. When this happens, the macro call is processed in two distinct phases. The first is argument scanning and the second is macro body expansion.

10.6.2.1 Argument Scanning

Argument scanning is the process of assigning text strings to the formal parameters of a macro. These text strings come from the input stream. If a formal argument is not assigned a string, then it is assigned the null string as its value, unless the argument is defined to be gensymmed. In that case, the argument is assigned a six character string beginning with G and followed by 5 decimal digits which represent the value of an internal counter which is incremented before being converted to a text string.

Argument scanning is performed for those macros that have formal parameters. If a macro does not have any formal parameters, then the character that terminates the macro name is left to be reprocessed after the macro expansion is complete even if it is a comma.

If the macro has formal parameters, then how the argument scan is done depends on the character immediately following the macro name. If it is a CRLF, then the argument scan is terminated and all of the formal parameters are assigned the null string or are gensymmed as appropriate. The CRLF is left to be reprocessed after the macro expansion is complete.

If the character following the macro name is a space or a tab, then all immediately following spaces and tabs are thrown out. The entire sequence of spaces and tabs can be considered to be the macro name delimiter.

If the character following the macro name is a ( then the macro call is said to be a parenthesized call, otherwise it is a normal call. A parenthesized call differs from a normal call in the way argument scanning is terminated. In a normal call, argument scanning is terminated by either CRLF, semicolon, or the argument terminator for the last argument. If terminated by a CRLF or semicolon, the terminator is left to be reprocessed after macro expansion is complete. In a parenthesized call, only the matching ) can terminate the call. The ) is not reprocessed after the macro expansion is complete. The following paragraphs will describe the syntax of macro arguments and explain how they are terminated. The phrase "... macro call terminator” refers to the character that terminated either the normal or parenthesized call, as described in this paragraph.

10.6.2.2 Macro Argument Syntax

The first macro argument begins with the first character following either the ( that demarks a parenthesized call or the macro name delimiter in a normal call. This character is looked at by FASM to determine how to scan the argument.

If the first character is a left parenthesizing character that belongs to the set of characters that
may be used to parenthesize the argument that is being scanned (as determined by the character string in force at the time this formal parameter was seen in the macro define line), then the argument is taken to be all characters following that open parenthesis until, but not including, the matching closed parenthesis. ANY characters may appear between the parentheses. Only the particular type of parentheses that enclose the argument are counted in finding the matching closed parenthesis. This type of argument is called a parenthesized argument.

If the first character is a comma, then the argument is the null string.

If the first character is a macro call terminator, then this argument and all further arguments are not assigned strings. That is, if the arguments are gensymmed, they will be assigned unique gensymmed strings, and if they are not gensymmed they will be assigned the null string.

If the first character is not one of the above, then argument scanning depends on whether the argument is to be balanced or not. If the argument is not to be balanced, then the argument is taken to be all characters from the first character until, but not including, a comma or macro call terminator. If the terminator is a comma, it is thrown out; a macro call terminator, however, will be kept to terminate the macro call.

If the argument is to be balanced, then all types of parentheses are treated the same. A count is kept of the parenthesis level. If there are no unbalanced parentheses, then a comma or macro call terminator will terminate the argument as if it were a normal argument. Also, if the parentheses are balanced, any closed parenthesis will terminate the argument and the call. If it is a parenthesized call, the closed parenthesis must be a ) or an error is reported. If it is not a parenthesized call, the parenthesis will be left to be reprocessed after the macro call is complete. In either case, the remaining formal parameters are assigned the null string or gensymmed as appropriate.

10.6.2.3 Special Processing in Macro Arguments

Ordinarily, macro arguments are the quoted forms of the strings that appear between delimiters within the macro call. However, it is possible to call a macro or even evaluate an expression from WITHIN a macro argument DURING the macro argument scan.

If a macro argument is not parenthesized, then the appearance of the character \ (backslash) in the argument will enable macro calls to be recognized during the scanning of the macro argument. The appearance of a second \ will again disable this feature. If a macro call is detected during this time, then that new macro is expanded and its expansion appears as if it were written in line in the macro argument that is currently being read. Every time a new macro call is seen and macro argument scanning is started, the macro-in-argument recognition feature is disabled until re-enabled by a \ The \ character itself is discarded.

Perhaps this will be clearer if explained in terms of the actual implementation. FASM maintains a flag, called the \ flag which when set enables macro expansion. This flag is pushed when a macro name is recognized and initialized to be off at the beginning of the argument scan. It is complemented every time a \ is seen in the input. When the entire macro call has been scanned
(but expansion has not yet started) the \ flag is popped.

In fact, the \ flag has wider application than just in macro calls. It is also applicable at expression evaluation time. Normally it is set during expression evaluation, thereby allowing macros to be expanded. It is perfectly legal to use \ during expression evaluation to inhibit macro expansion.

There is a second feature, analogous to the \ feature, which allows the expression evaluator to be called during a macro argument, or in fact even at expression evaluation time. If a pair of ' (backquote) characters surround an expression, the expression evaluator is called upon to produce a value, which may possibly be null, which is then converted into a character string of digits representing that value in the current radix. The conversion always treats the value as a 36 bit unsigned integer. A null value is converted to the null string. The surrounding backquotes act in a similar way to parentheses in arithmetic expressions, in that multiple lines may be used, but only the expression on the last line is converted. This converted string is used in place of the backquoted expression. As in the case of \ this can occur in non-parenthesized macro arguments or in expression evaluation. The ' characters themselves are thrown out.

Following are some examples of the use of these features:

```
X++  FOO 'X':  JMPA F001
```

will assemble as

```
F001:  JMPA F001
```

If FOO was a macro name, it would have been expanded in the previous example. This could be inhibited with:

```
\FOO\ 'X':  JMPA F001
```

Next consider:

```
DEFINE MAC
X++X+1
X!TERMIN

FOO 'MAC':
```

will define the label F002 while incrementing X to be 2. The next time FOO'MAC': appears, the label F003: will be generated.

It is sometimes useful to extract the value of a symbol in a macro argument before the macro call changes that value:
DEFINE MAC A
BAR<++BAR+1
A*BAR
TERMIN

MAC 'BAR'

will call MAC with the current value of BAR. Without the backquotes, the string BAR would be passed to the macro and used where “a” appears which is after BAR is incremented.
11 Appendix: S-l Formal Description Syntax

11.1 The S-l Architecture Notation

The S-l Architecture Notation is a LISP-like language. It has a modified LISP syntax. There is an interpreter/debugger which executes procedures in the language, and a pretty-printer which takes the LISP-like code and produces a file which is a version of the code rendered in an ALGOL- or PASCAL-like syntax. This is the format that appears under the heading “Formal Description” with each instruction description, and in other places as well. In this description we shall exhibit the LISP-like and PASCAL-like notations side-by-side.

The basic data objects in the language are numbers and bit fields. A number is simply a signed integer. A bit field is an object with definite width (the number of bits), contents (values for each of the bits), and alignment, which is a number for the leftmost bit, following bits have successively higher integer indices. (Internally, bit fields are represented as S-lists of integers (content width alignment). For many purposes, one can think of an integer as a bit-field in two’s-complement form with half-infinite width, sign-extended to the left.)

An integer can be notated in the ordinary decimal notation, with an optional sign. It can also be notated in octal by preceding it with a "#".

Examples: 12 + 14 -10 #7777 e-43

A bit field can be notated in the “LISP” syntax by writing <j:k>n, where j, k, and n are all numbers. This specifies a field k-j+1 bits wide, aligned so that the leftmost bit is bit number j, and whose contents are the low k-j+1 bits of the two’s-complement representation of n. In the “PASCAL” syntax this is written as n<j:k>.

There are also one-dimensional arrays of bit fields, called memories. These cannot be constructed dynamically, but must be pre-declared (this is discussed later).
11.2 Symbols

Non-numeric tokens, or symbols, occur in four distinct varieties: constant symbols, substitution variables, identifiers, and keywords. They are distinguished by their spelling, and in the “PASCAL” syntax also by the use of special fonts:

<table>
<thead>
<tr>
<th>Type</th>
<th>“LISP” syntax</th>
<th>“PASCAL” syntax</th>
</tr>
</thead>
<tbody>
<tr>
<td>constant</td>
<td>all upper case</td>
<td>all upper case, gothic font</td>
</tr>
<tr>
<td>substitution</td>
<td>capitalized, or leading %</td>
<td>italic font, usually capitalized</td>
</tr>
<tr>
<td>identifier</td>
<td>all lower case</td>
<td>all lower case, gothic font</td>
</tr>
<tr>
<td>keyword</td>
<td>leading $</td>
<td>boldface</td>
</tr>
</tbody>
</table>

Table 11-1
Symbol Types and Fonts

Actually, only the first two characters of the symbol are examined in performing this classification. The letters A-Z and digits 0-9 are considered to be capitals, and all other characters, even special characters such as "-" and "*", are considered to be lower-case. A “capitalized” symbol is one whose first character is upper-case and whose second is lower-case.

When a “LISP”-syntax symbol is rendered into “PASCAL” syntax, a leading $ or % is elided (because the font carries the necessary information). Also, any "-" characters are changed to "_" characters ("-" is the standard LISP “break” character, while "_" is the standard “break” character for PASCAL-like languages.)

Examples of PASCAL syntax:

```
constant   Q H S D LF RT MODE
substitution variable Address Extended-Word $p foo Extended-word ***
identifier   program-counter od x n
keyword      if while case
```

Examples of LISP syntax:

```
constant   Q H S D LF RT MODE
substitution variable Address Extended-Word $p $foo Extended-word ***
identifier   program-counter od x n
keyword      $if $while $case
```

*** Note: ‘Extended-Word” and “Extended-word” are two different substitution variables. The first is the preferred form.

Constant symbols are used in much the same way as scalar data type elements ark in
PASCAL: to provide constant values for control purposes with a manifestly meaningful name. Substitution variables are similar to Algol-style call-by-name parameters, and will be discussed below. Identifiers are ordinary call-by-value variables; their values may be numbers, bit fields, or constant symbols; they are also used as names for memories. Keywords are used to identify certain control constructs, and as noise words.

In presenting the “PASCAL” syntax here, we will use font changes in lieu of the capitalization and leading “$” conventions. Thus, we will write:

“if okay then Operation else Error fi”

with “if”, “then”, “else”, and "fi" in boldface; “okay” in gothic letters; and “Operation” and “Error” in italics to mean

"$if okay $then Operation $else Error $fi"

in the LISP syntax.

11.3 Forms

In the “LISP” syntax, as in real LISP, nearly all forms except numbers and symbols are written as a list of forms enclosed in parentheses. Such a form may mean one of three things:

(1) If the first element is an identifier, then it is a procedure call or function call. The identifier is the name of the function, and the other elements of the list are the arguments, which are evaluated before the function is called.

Examples: (shift x n) (+ y z) (> a b)

(2) If the first element is a keyword, then it is a special form, a control construct of some kind.

Example: ($while x $do y)

The keyword "$while" signifies a special form, The keyword "$do" is a (required) noise word.

(3) If the first element is a substitution variable (or a constant symbol) with a global macro definition (which has not been shadowed by a local definition -- never done in practice!), then it is a macro call,

Example: (Calculate-Operand 2 $next Operation) The symbol “Calculate-Operand” signifies a macro call, with the parameters "2" and “Operation”, and the noise word "$next".

(If the first element is a substitution variable with some local binding, or a global binding which is
not a macro definition, then its definition is substituted in and the three-way classification is tried again. See the description of macros below.)
11.4 Primitive Functions and Other Identifiers

The language provides a number of identifiers with function definitions which are useful for manipulating bit fields. Recall that the arguments to all functions are fully evaluated before invoking the function on the result. Some global identifiers are also predefined with useful bit-field values. (In the descriptions that follow, Greek letters are meta-variables which range over forms. The “LISP” syntax is shown on the left, and the “PASCAL” syntax to the right. If the syntax is common to both, as in the case of symbols, they are shown centered.)

\[
\begin{align*}
(+ \alpha \beta) & \quad \text{addition} & \alpha + \beta \\
(- \alpha \beta) & \quad \text{subtraction} & \alpha - \beta \\
(\land \alpha \beta) & \quad \text{logical and} & \alpha \land \beta \\
(\lor \alpha \beta) & \quad \text{logical or} & \alpha \lor \beta \\
(\oplus \alpha \beta) & \quad \text{logical xor} & \alpha \oplus \beta \\
\end{align*}
\]

$0 \quad \textit{false}$

These identifiers initially have as value a one-bit field containing a $0$.

$1 \quad \textit{true}$

These identifiers initially have as value a one-bit field containing a $1$.

N.B. $0$ and $1$ are usually used with the bit-field concatenation construct -- see below.

<table>
<thead>
<tr>
<th>Table 11-2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Arithmetic and Logical Functions</td>
</tr>
</tbody>
</table>

These arithmetic and logical operators will accept either integers or bit fields. If both are integers, then an integer results. If one is an integer and the other a bit field, then the integer is first converted by two's-complement truncation to a bit field of the same width as the other argument. If both are bit fields, they must be the same width, or an error will result; the value is a bit field of the same width, aligned so that the high bit is bit number zero. In no case is overflow detected.

\[
(- \alpha) \quad \text{logical not} \quad - \alpha \\
\]

If $\alpha$ is an integer, the result is an integer. If $\alpha$ is a bit field, the result is a bit field of the same width, aligned so that the high bit is bit number zero.

N.B. There is no unary minus. However, if one writes "$(-0 \alpha)$", then the pretty-printer will render it as "$-\alpha$" rather than as "$0-\alpha$".

\[
\begin{align*}
(< \alpha \beta) & \quad \text{signed less than} & \alpha < \beta \\
(> \alpha \beta) & \quad \text{signed greater than} & \alpha > \beta \\
(\leq \alpha \beta) & \quad \text{signed less than or equal} & \alpha \leq \beta \\
(\geq \alpha \beta) & \quad \text{signed greater than or equal} & \alpha \geq \beta \\
\end{align*}
\]
If either argument is a bit field, it is first converted to an integer by considering it as a signed two's-complement representation. If both arguments are bit fields, they must be the same width (for error-checking purposes). The two integers are compared, and the result is a bit field exactly one bit wide, whose content is 1 if the specified relation holds, and 0 otherwise.

\[
\begin{align*}
& (\text{=} \ \alpha \ \beta) \quad \text{equal} \quad \alpha = \beta \\
& (\neq \ \alpha \ \beta) \quad \text{not equal} \quad \alpha \neq \beta
\end{align*}
\]

These operators compare their arguments for equality. The arguments may be two integers, two bit fields of the same width, an integer and a bit field (in which case the latter is sign-extended, or the former is truncated -- the two interpretations are equivalent), or two symbolic constants.

\[
\begin{align*}
& \text{(signed } a) \quad \text{sign extension} \quad \text{signed}(a) \\
& \text{If the argument is a integer, that integer is returned. If it is a bit field, an integer produced by sign-extending the bit field “to infinity” is returned.}
\end{align*}
\]

\[
\begin{align*}
& \text{(unsigned } a) \quad \text{unsigned interpretation} \quad \text{unsigned}(a) \\
& \text{If the argument is a integer, it must be non-negative (otherwise an error occurs), and is returned. If it is a bit field, an integer produced by zero-extending the bit field “to infinity” is returned.}
\end{align*}
\]

\[
\begin{align*}
& \text{(sign-extend } a \ \beta) \quad \text{sign extension} \quad \text{sign-extend}(a, \ \beta) \\
& \text{The argument } \beta \text{ must evaluate to a non-negative integer, or to one of the symbolic constants } Q, H, S, D, \text{ or } A (\text{which mean 9, 18, 36, 72, and 30, respectively). The argument } a \text{ must evaluate to a bit field whose width is no greater than } \beta. \text{A field } \beta \text{ wide containing the same signed value as } a \text{ is returned, aligned so that the left bit is bit 0.}
\end{align*}
\]

\[
\begin{align*}
& \text{(zero-extend } a \ \beta) \quad \text{zero extension} \quad \text{zero_extend}(a, \ \beta) \\
& \text{The argument } \beta \text{ must evaluate to a non-negative integer, or to one of the symbolic constants } Q, H, S, D, \text{ or } A (\text{which mean 9, 18, 36, 72, and 30, respectively). The argument } a \text{ must evaluate to a bit field whose width is no greater than } \beta. \text{A field } \beta \text{ wide containing the same unsigned value as } a \text{ is returned, aligned so that the left bit is bit 0.}
\end{align*}
\]

\[
\begin{align*}
& \text{(low } \alpha \ \beta) \quad \text{extract low bits} \quad \text{low}(\alpha, \ \beta) \\
& \text{The argument } \beta \text{ should produce a bit field, and a should produce an integer, bit field, or one of } Q, H, S, D, \text{ or } A. \text{The unsigned value of } a \text{ specifies how many bits should be extracted from the low end of } \beta \text{ (the width of } \beta \text{ must be no less than specified by } \alpha). \text{The result is aligned so that the leftmost bit is bit 0.}
\end{align*}
\]

\[
\begin{align*}
& \text{(high } \alpha \ \beta) \quad \text{extract high bits} \quad \text{high}(\alpha, \ \beta) \\
& \text{The argument } \beta \text{ should produce a bit field, and a should produce an integer, bit field, or one of } Q, H, S, D, \text{ or } A. \text{The unsigned value of } a \text{ specifies how many bits should be}
\end{align*}
\]
extracted from the high end of $\beta$ (the width of $\beta$ must be no less than specified by $a$). The result is aligned so that the leftmost bit is bit 0.

(shift a $\beta$) shift field $\mathit{shift}(\alpha, \beta)$

The argument $a$ should produce a bit field, and should produce an integer or bit field. A field is returned which is as wide as the field $a$, and which has the same alignment, with contents equal to those of a shifted a distance $\beta$, where positive $\beta$ is to the left, and the shift loses bits without any overflow detection and shifts in zero bits.

(realign a $\beta$ $\epsilon$) realign field $\mathit{realign}(\alpha, \beta, \epsilon)$

The arguments $a$ and $\beta$ must produce numbers (not bit fields), and $\epsilon$ must produce a bit field, in which case the width of $\epsilon$ should be $\beta-\alpha+1$; or an integer, in which case the integer is truncated without overflow checking to a signed field of that width. The result is a copy of $\epsilon$ realigned so that the leftmost bit is bit number $a$.

N.B. This is almost never used explicitly by the programmer, but is used implicitly by control constructs which bind identifiers, such as $\$\texttt{let \{q,v\}}$. It is also used by the construction $\langle a;\beta \rangle n$ -- see below.

(extract-bits a $\beta$ $\epsilon$) extract subfield $\mathit{extract-bits}(\alpha, \beta, \epsilon)$

The arguments $a$ and $\beta$ must produce numbers (not bit fields), and $\epsilon$ must produce a bit field. A bit field is returned of width $\beta-\alpha+1$, whose contents are those of bits $\alpha$ through $\beta$ of $\epsilon$. The result is aligned so that the leftmost bit is bit 0 (not bit $a$!). It is permitted to abbreviate the field specifier "$\langle j:j \rangle\$" to simply "$\langle j \rangle\$", thus selecting a single bit.

Through a bit of clever programming, the “LISP” syntax has an alternative form $\langle a;\beta \rangle \epsilon$, which is similar to the ‘PASCAL’ form, except for putting the operator up front, as with most LISP constructs. This syntax enforces a rule that $a$ and $\beta$, the forms themselves, must be explicit numbers, and not any old numeric-valued expression. This is to force the programmer to use the operators low, high, and shift when variable fields are involved. Another twist is that if in $\langle a;\beta \rangle \epsilon$, the form $\epsilon$ is explicitly a number, then that expression is parsed as (realign a $\beta$ $\epsilon$) rather than as (extract-bits $\alpha \beta \epsilon$) -- see above.
The form \( \alpha \beta \) must produce a bit field or a non-negative number; the form \( \beta \) must produce an array (memory). The unsigned value of \( \alpha \) must lie within the declared range of subscripts for the array. The bit field selected from the array \( \beta \) by \( \alpha \) is the result. Through a bit of clever programming, the “LISP” syntax has an alternative form \([\alpha] \beta\), which is similar to the “PASCAL” form, except for putting the operator up front, as with most LISP constructs. A special twist of the [...] syntax is that if the form \( \beta \) is explicitly a substitution variable, then the form \([\alpha] \beta\) is not parsed into (word \( \alpha \beta \)), but into \( \beta(\alpha) \), which is a macro call. In this way one can make a macro call look like an ordinary array reference.

\[
\text{(concatenate al a2 ... aj aj aj ... aj ... an)} \\
\text{concatenate bit fields}
\]

By special arrangement, concatenate can take any number of arguments. The bit fields are concatenated together in order, leftmost argument being leftmost in the result field. The width of the result is the sum of the widths of all the arguments. The result is aligned- so that the leftmost bit is bit 0. The “LISP” syntax has an alternative notation identical to that of the “PASCAL” syntax. The arguments are enclosed in "||" and separated by "||". If before any argument the phrase "\( \times k \)" appears, where \( k \) is an explicit number, it is as if the argument had been written that many times. This is often used in conjunction with $0$ and $1$. Example: \( \text{c6*0|| program-counter ||2*0} \)
11.5 Special Forms

(In the descriptions that follow, Greek letters are meta-variables which range over forms. The “LISP” syntax is shown on the left, and the “PASCAL” syntax to the right.)

($if \alpha \beta \epsilon$) \hspace{1cm} if \(\alpha\) then \(\beta\) else \(\epsilon\) fi

The form \(\alpha\) must evaluate to a bit field exactly one bit wide. (Such bit fields are typically the result of predicate operators such as "<"). If that bit is \(a1\), then \(\beta\) is evaluated, and otherwise \(\epsilon\) is evaluated.

Example:

\[
(if (> s1 s2) s1 s2) \quad if \ s1 > s2 \ then \ s1 \ else \ s2 \ fi
\]

($case\ a$) case a of

(set1 \(\beta1\)) set1: \(\beta1\);

(set2 \(\beta2\)) set2: \(\beta2\);

... --

(setn \(\beta n\)) setn: \(\beta n\);

end

The form \(a\) is evaluated, and the resulting value should occur in one of the sets. If it is found in set\(j\), then \(\beta j\) is evaluated,

A “set” may be any one of the following:

[a] a symbolic constant or an integer

[b] (integer $\rightarrow$ integer) integer..integer

[c] ($x1 x2 \ldots xn$) $x1, x2, \ldots xn$

where each $xj$ is a set of type [a] or [b]

Example:

($case\ reg$) case reg of

((0 1 2 (4 $\rightarrow$ 31)) FOO) 0,1,2,4,31: FOO;

((3) BAR)) 3: BAR;

end

(let \(v1 = a1\) \hspace{1cm} let \(v1 = a1\),

\(v2 = a2\) \hspace{1cm} \(v2 = a2\),

... \hspace{1cm} ...

\(vn = an\) \hspace{1cm} \(vn = an\)

\(\beta\) \hspace{1cm} \(\beta\)

The forms \(a1, \ldots, an\) are all evaluated; then their values are all simultaneously assigned to the identifier specifications \(v1, \ldots, vn\), which constitute new local variable bindings. Finally, the form \(\beta\) is evaluated in this new environment. An identifier specification \(aj\) can be just an identifier, or it can be of the form (extract-bits \(\alpha\beta\epsilon\)), where \(\alpha\) and \(\beta\) are integers and \(\epsilon\) is an identifier. In the latter case, the result of (realign \(\alpha\beta\epsilon\) \(aj\)) is what is assigned to the identifier \(\epsilon\). This allows the precise width and alignment of the newly-bound identifier to be specified.
Example:

\begin{verbatim}
(\$let ((x = Field)
       (\<0:35>n = 0))
    Continuation)
\end{verbatim}

\begin{verbatim}
(let x = Field,
    n<0:35> = 0
    then Continuation)
\end{verbatim}

\begin{verbatim}
(\$while x Sdo \(\beta\))
while a do \(\beta\) od
\end{verbatim}

The form \(\alpha\) is evaluated, and should result in a one-bit field. If this field contains a 1, then \(\beta\) is evaluated, the result thrown away, and the process is iterated. If ever evaluating \(\alpha\) produces a 0, then a "*garbage" result is returned, which is illegal to use for any operation on bit fields.

\begin{verbatim}
(\$repeat a \$until \(\beta\))
repeat a until \(\beta\) taeper
\end{verbatim}

The form \(\alpha\) is evaluated, and the result is thrown away. Then the form \(\beta\) is evaluated, which should produce a one-bit field. If this field contains a 0, then the process is iterated. If ever evaluating \(\beta\) produces a 1, then a "*garbage" result is returned, which is illegal to use for any operation on bit fields.

\begin{verbatim}
(\$do-forever a)
\end{verbatim}

The form \(a\) is evaluated and the result thrown away for an indefinitely large number of iterations.

\begin{verbatim}
(\$prefix x a)
prefix(x,a)
\end{verbatim}

\(x\) must explicitly be an identifier. \(a\) must also be an identifier, possibly after resolution of substitution variables. The effect is as if a single identifier had been written in place of the \#prefix-form, whose name is that of \(x\), followed by a "-" ("LISP" syntax) or a "-" ("PASCAL" syntax), followed by that of \(a\).

Example: \(\$(\text{prefix address Op})\) is the same as \text{address-opl}, assuming that the substitution variable \(Op\) has the substitution value "opl".

\begin{verbatim}
(\$next a \(\beta\) \ldots \(n\))
a next \(\beta\) next \(\epsilon\) next \ldots next \(n\)
\end{verbatim}

The forms \(a, \beta, \epsilon, \ldots, n\) are evaluated in order. The results of all but the last are thrown away. The result of the last form is the result of the \#next-form.

\begin{verbatim}
(\$also a \(\beta\) \ldots \(n\))
\end{verbatim}

\(a\) also \(\beta\) also \(\epsilon\) also \ldots also \(n\)

The forms \(a, \beta, \epsilon, \ldots, n\) are evaluated in an arbitrary order. No defined result is produced.

\begin{verbatim}
(+ \(\alpha\) \(\beta\))
\end{verbatim}

\(\alpha\) + \(\beta\)

This is the assignment statement. It is very complicated because of the variety of forms permitted on the left-hand side:

- identifier
- identifier< \(j,k\>
- array[\(n\)]
- array[\(n\)<\(j,k\>]
- \$let \ldots \$then a
- \#if \(n\) \$then al \$else a2 \$fi
where \(a, a_1, a_2\) are themselves forms permissible on the left-hand side of "-". (The last two cases are useful when a macro is used to compute which identifier is to be assigned to.)

### § 11.5 Global Register and Memory Declarations

Local identifiers can be declared using the let statement. Globally available identifiers and arrays can be declared using the “toplevel” register and memory statements. (There is no way to locally declare an array.)

The general form of a register declaration is:

\[
\begin{align*}
\langle register \ < j:k> \ identifier \rangle & \quad \text{register identifier}<j:k> ;
\end{align*}
\]

This defines a globally available register whose width is \(k-j+1\) and whose leftmost bit is bit number \(j\). The bit range limits \(j\) and \(k\) must be integers.

Examples:

\[
\begin{align*}
\langle register \ <0:35> user-status \rangle & \quad \text{register user_status}<0:35> \\
\langle register \ <0:27> program-counter \rangle & \quad \text{register program_counter}<0:27>
\end{align*}
\]

The general form of a memory declaration is:

\[
\begin{align*}
\langle memory \ <j:k>[m:n] \ identifier \rangle & \quad \text{memory identifier } Em: nl <j:k> ;
\end{align*}
\]

This defines a globally available array of bit fields. Each bit field is \(k-j+1\) bits wide, with the leftmost bit being bit number \(j\). There are \(n-m+1\) such bit fields in the array, numbered from \(m\) through \(n\).

Examples:

\[
\begin{align*}
\langle memory \ <0:35>[0:511] \ register-file \rangle & \quad \text{memory register-file } [0:511]<0:35> \\
\langle memory \ <0:35>[0:4095] \ physical-memory \rangle & \quad \text{memory physical-memory } [0:40953]<0:35>
\end{align*}
\]
11.7 Macros and Substitution Variables

A macro may be thought of as a procedure which takes all of its arguments “by name”, in the Algol sense (however, as we shall see, the rules for scoping variables are different from those of Algol). It may also be thought of as a piece of text to be used in place of a call on that macro, with specified arguments substituted into specified places in the macro definition.

A macro definition is a “top-level” declaration, such as the register and memory declarations. It has the general form:

\[
(\text{<prototype>} \ <\text{body}> ) \ \text{define} \ <\text{prototype}> \ <\text{body}> ;
\]

Whenever an instance of the prototype (a macro call) is seen as a form of the language, a copy of the body may be substituted for it, possibly with alterations determined by matching the macro call against the formal prototype in the definition.

The simplest type of macro has no parameters. It is merely an abbreviated name for a piece of text which is evaluated whenever the name of the macro is encountered. The name must be a substitution variable; the body may be any valid form. For example, with this definition:

\[
(= \ \text{Jump} \ (pc\text{-nxt-instr} \ \text{jump-address}))
\]

\[
\text{define} \ \text{Jump} \ (pc\_nxt\_instr) \ = \ \text{jump-address} ;
\]

then writing “Jump” as a form would be entirely equivalent to writing "(\(pc\_nxt\_instr\) \ jump-address)" (LISP syntax) or “pc,nxt,instr \ jump-address” (PASCAL syntax).

In the more general case, a macro prototype may be an arbitrarily complicated list structure, provided the first element of the outermost list level is a substitution variable (which is the name of the macro). A call on this macro must be a similar list structure, with the first element of the outermost list level being the name of the macro. To substitute the macro body for the call, one matches the call against the formal prototype. Wherever a substitution variable occurs in the formal prototype, the corresponding expression in the call is matched to it. If an identifier or keyword occurs in the formal prototype, that same identifier or keyword must appear in the macro call, as a “noise word”. When the match has been completed, then the body may be used, with the provision that any occurrences of the matched-against substitution variable parameters in the body be replaced by the matching expressions in the call.

For example, consider:

\[
(= \ (\text{Memory-Address-Is-a-Register} \ \text{Address})
\]

\[
(A(=<0:22>\text{Address} 0)\ (\sim \ \text{Block-Memory-Address-Is-a-Register})) )
\]

\[
\text{define} \ \text{Memory-Address-Is-a-Register} \ (\text{Address}) \ ( Address<0:22> = 0 ) \ A \ \sim \ \text{Block-Memory-Address-Is-a-Register} ;
\]
Then if one were to write:

\[
(Memory-Address-Is-a-Register \text{ address-op 1})
\]

\[
\text{Memory-Address-Is-a-Register (\text{ address-op 1})}
\]

it would be exactly the same as writing:

\[
(\lambda (0:22\text{-address-op 1}) (\neg \text{ Block-Memory-Address-Is-a-Register}))
\]

\[
(\text{address-op 1}<0; 22> = 0) \lambda \neg \text{ Block-Memory-Address-Is-a-Register;}
\]

because the parameter “add ress-op 1” is substituted for occurrences of “Address” in the body of the macro definition.

There are three extra features which can be used in the formal prototype to control the matching.

1. If the form

\[
(\$vela b c \ldots z)
\]

appears in the formal prototype, then the match succeeds if the corresponding part of the call is an identifier or keyword which is in the list a, b, c, ..., z.

2. If the form

\[
(\epsilon x y)
\]

appears in the formal prototype, where "\epsilon" is actually the character epsilon, then the form y must be (or resolve via substitutions to) a form

\[
(\$set al a2 \ldots an)
\]

Then the match succeeds only if the corresponding part of the call is in the set (whose elements may be constant symbols, integers, or integer ranges "(m..n)" (“LISP,” syntax) or "m..n" (“PASCAL” syntax), as with case sets). If this is true, then that same part of the call is matched against x (which is normally a substitution variable).

3. If the form

\[
(= x \alpha)
\]

appears in the formal prototype, it is just as if x itself had been written (where x must be a substitution variable), except that if the macro call has too few elements at the list level containing the = construction, so that no part corresponds to x, then the match still succeeds, with x corresponding to \alpha. In this way a serves as a “default value” for x.

Macro calls in the “LISP” syntax all look pretty much alike, according to the above rules. To permit some syntactic variety in the “PASCAL” syntax, special cases of the “LISP” syntax are defined to pretty-print in special ways.

The standard syntax for macro calls (and prototypes) is used when no keywords occur at the top list level of the call, and one of the special formats described below is not involved. In this case the macro name is printed, followed by a left parenthesis, followed by all the arguments separated by commas, followed by a right parenthesis:
If no parameters are present, then just the name of the macro is printed, without parentheses. Thus the two "LISP" forms "Jump" and "(Jump)" are both rendered in the 'PASCAL' syntax as simply "Jump". It is recommended that the second "LISP" form be avoided.

If keywords (boldface) are present in the call, then the rule is to first write the macro name and all parameters up to the first keyword as a standard call; then print the keywords and other following parameters in order, using a comma as a separator in case two non-keyword arguments are adjacent:

```
(Add s1 s2 $+ sum c ov $next <more>)
```

```
Add(s1, s2) \rightarrow \text{sum, c, ov next More}
```

If a macro call has exactly four elements, and the second and fourth are "[" and "]", then the call (a [ ] ) is pretty-printed in the form "a[β]". (Recall that in the "LISP" syntax the expression "[[β]α" is parsed as (a [β] ) iff a is explicitly a substitution variable.)

Example:
```
(= [Number] Index-reg
    ($if (= Number 3)
        c6*0 || Program-Counter || 2*0
        <0:35> [Number] Register)
)
```

```
(= (Index-reg /\ Number /) )
    ($if (= Number 3)
        (concatenate $0 $0 $0 $0 $0 $0 Program-Counter $0 $0)
        (extract-bits 0 35 (Register /\ Number /))))
```

```
define = Index-reg [Number]
    if Number = 3
        then c6*0 || Program-Counter || 2*0
        else R [Number]<0:35>
    fi;
```

'Here we have, in the middle expression, expanded out all the funny syntactic forms into regular "LISP-like" syntax to show explicitly the interpretation involved. (The character "/" is used to "quote" the following character so that it will be interpreted as a letter rather than a special syntactic character.)

As a special case, it is permitted to use a constant symbol as the name of a macro. This is usually, but not always, used in conjunction with one of the following special formats.

If the second element of the call in the "LISP" syntax is "$i", then instruction macro format is used.
The name and the arguments after the "$i" are printed in order, separated by ".".
(MOV $i S D)  \hspace{1cm} \texttt{MOV.S.D}

If the second element of the call in the “LISP” syntax is "\texttt{e}'", then selector macro format is used. There must be only one argument after the "\texttt{e}'"; it is printed, then a ",", and then the name of the macro.

(MODE \texttt{\# od1})  \hspace{1cm} \texttt{od1.MODE}

If the name of the macro is XOP, JOP, TOP, or SOP, then a very funny format is used.

11.8 Comments

Comments may be inserted in the “LISP” syntax in the usual way: a comment begins with a semicolon, and is terminated by the end of the line. Such comments are rendered into the “PASCAL” syntax in one of two ways. If the comment begins with more than one semicolon (usually three and a space are used), then the form "$\texttt{comment<the comment>;}$" is used. Such comments are normally used outside of other forms. If the comment begins with only one semicolon, then the form "(* <the comment> *)" is used; the comment is right-justified (thrown against the right-hand margin). Such comments can be put in most reasonable places within a form.

The comment is set in the font used for identifiers and constant symbols. However, if a "\texttt{?}" is within the comment, it is thrown away, and succeeding characters up until the next punctuation character (space tab ; . ! ? " ' ) are set in the font used for substitution variables.
11.9 Standard Programming Techniques

A special technique which the language was designed to exploit involves the use of continuations. A continuation is a piece of code which is normally to be executed, if another piece of code (in a macro body) executes “successfully”. In case of failure, however, the continuation is to be ignored, and some alternative action taken.

Suppose, for example, that we want to access a register operand. Normally we want to get back the contents of the register. If there is an error, for example trying to fetch a double-word beginning at register 31, then we want to abort the operation entirely. Now if we merely wrote:

```plaintext
... let op = Access-Register-Operand (Num, Prec) then <more>
```

then there is no simple way in the macro `Access-Register-Operand` to abort the operation `<more>` in case of an accessing error. The solution is to make the piece of code `<more>` explicitly available to the macro, so that it can decide whether or not it should be executed:

```plaintext
... Access-Register-Operand (Num, Prec) + op next <more>
```

We then write the definition as follows:

```plaintext
define Access-Register-Operand (Num, Prec) + Result next Continuation =
  if (Prec = D) \& (Num = 31)
    then Alignment-Error
  else let Result = case Prec of
    Q: R[Num]<0;9>
    H: R[Num]<0;17>
    S: R[Num]
    D: cR[Num]||R[Num + 1]>
    end
    then Continuation
  fi;
```

Now there are several interesting things to note here. One is that if the macro decides that the precision is "D" and the register number is 31, then the continuation is never executed at all, but rather the macro Alignment-Error (which presumably involves the code for taking an error trap). In any case, whatever it was that was going to be done when the register operand had been accessed is completely aborted. Another thing is that the text “Continuation” is substituted wholesale into the body of the macro definition. This means that the identifier matched to the substitution variable “Result” will be locally bound in the `let` statement, and then will be visible to the code text in "Continuation". Thus substitution variables do not behave like Aigol call-by-name parameters.

Writing

```plaintext
Access-Register-Operand (op1.MODES) + value next n = value + 1
```
is exactly like writing

\[
\text{if } (S = D) \land (\text{opl.MODE} = 31) \\
\text{then Alignment-Error} \\
\text{else let } \text{value = case } S \text{ of} \\
\text{Q: R[opl.MODE]<0:9>;} \\
\text{H: R[opl.MODE]<0:17>;} \\
\text{S: R[opl.MODE];} \\
\text{D: cR[opl.MODE]|R[opl.MODE + 1]>;} \\
\text{end} \\
\text{then } n \leftarrow \text{value} + 1
\]

\fi

whence it is clear that the binding of “value” is available to the continuation “\(n \leftarrow \text{value} + 1\)”.

Another thing continuations are good for is “returning more than one value”. Suppose we want to add two bit fields and a carry-in bit and get not only the sum but also carry-out and overflow bits. This is difficult to do using the functional notation "Add(s1,s2,cin)" without using obscure side effects. Using the notion of a continuation we write the definition:

\[
define \text{Add} (\text{Addend,Augend,Cin}) \rightarrow \text{Sum, Cout, Overflow} \text{ next} \text{Continuation} = \\
\text{let } x = \text{Addend}, y = \text{Augend} \\
\text{then let } z = c0:x \lor c0:y \lor \text{unsigned } (\text{Cin}) \\
\text{then let } \text{Sum = low(} \text{width } (x), z), \\
\text{Cout = } z<0>, \\
\text{Overflow = (x<0> = y<0>) A (x<0> = z<1>)} \\
\text{then } \text{Continuation;}
\]

Then if we write the call

\[
\text{Add}(\text{s1},\text{s2},\text{cin}) \rightarrow \text{sum, cod, ov} \text{ next } \langle \text{more} \rangle
\]

this is exactly the same as writing

\[
\text{let } x = s1, y = s2 \\
\text{then let } z = c0|x|c0|y|\lor \text{unsigned } (\text{cin}) \\
\text{then let } \text{sum = low(} \text{width } (x), z), \\
\text{cout = z<0>,} \\
\text{ov = (x<0> = y<0>) A (x<0> = z<1>)} \\
\text{then } \langle \text{more} \rangle
\]

Thus the identifiers sum, cout, and ov are all available to the continuation \(\langle \text{more} \rangle\). (So are the identifiers x, y, and z!) The identifiers x and y are used in case the evaluation of Addend and Augend involve side effects. The identifier z is used to save time and to make the code more readable. However, because the Algol “copy rule” is purposely not used, in order to allow just such
“identifier conflicts” when desired, one must be careful not also to allow undesirable conflicts to occur. This requires care on the part of the programmer.)

Note that by convention the keyword "\$let" is used to precede variables to be bound by the macro in a $let statement for the benefit of the continuation. This is meant to remind the reader of the assignment arrow "$\rightarrow$".

Also by convention, the keyword “next” or ‘also” is used to precede to continuation to a macro. These keywords, when not appearing as part of a macro call, are used to denote language constructs that enforce or avoid ordering of execution. By convention these keywords are used in macro calls to indicate the same ordering or lack of ordering. Sometimes a macro may need to be called in one place using “next” and in another place using “also”. This is the reason the "vel" construct is provided: one may write the macro prototype (for example):

\[
\text{Overflow? } (\text{vel} \text{also } \#\text{next}) \text{ Continuation) } \quad ["LISP"]
\]
\[
\text{Overflow? } \text{also } \text{next Continuation} \quad ["PASCAL"]
\]

The general rule (in the “PASCAL” syntax) is that if several “statements” appear separated by next, then they are executed in order, barring any errors; and if they are separated by also, then they may be permuted into any other order among themselves before being executed; but then if any statement is a macro call it may receive the remainder as a continuation. (This is only an intuitive, not a precise, description. In particular, it doesn’t deal with the possibility of permuting the statements so that a macro call is last. The intended interpretation is that it receive a “null continuation”. The interpreter for the language, running on a serial machine, in fact executes also in exactly the same way as it executes next. In this context the distinction is thus only a teleological one, a commentary on the code.)
12 Index

ABS, 93, 102.
ABSOLUTE, 318.
absolute addressing, 9, 14.
ACCESS, 9, 12.
access modes, 12, 230.
A COND, 159.
ADD, 61, 101-102.
ADDC, 62, 101-102.
ADDR, 28, 46, 48.
ADDR_IN_JOBUF, 250.
ADDRESS, 3.
address, 5, 38.
address context, 16.
address space, 10, 51.
address transformation, 9.
addressing modes, 31, 38.
ADJBP, 197.
ADJSP, 187.
alignment, 2-3, 5.
A LLOC, 179.
ALSO, 317.
AND, 140.
ANDCT, 142.
ANDTC, 141.
ASCII, 318.
ASCIIIV, 318.
ASCIZ, 319.
ASCIZV, 319.
‘AUXO, 317.
AUXPRV, 319.
AUXPRX, 319.
base-bit, 10.
binary-point, 24.
bit instructions, 198.
bit vector, 22, 29.
BITCNT, 198, 203.
BITEX, 198, 201.
BITEXV, 198, 202.
BITFST, 198, 204.
BITRV, 198-199.
BITRVV, 200.
BLKDI, 205, 211, 230.
BLKID, 205, 210, 230.
BLKINI, 205, 209.
BLKIOR, 251.
BLKIOW, 252.
BLKMOV, 205, 208.
BLOCK, 319.
  block
    data type, 30, 205.
    instructions, 205.
BNDSF, 137.
BNDTRP, 173.
boolean, 22.
  data type, 138, 198.
  instructions, 138.
byte, 2, 29.
BYTE, 319.
byte
  data type, 190.
  instructions, 190.
byte pointer, 2, 29, 190.
byte selector, 29, 190.
cache, 10, 230.
  data, 230.
  instruction, 230.
  sweeps, 230.
cached read data, 13.
CARRY, 19-20, 101.
CIEN, 242.
CIPND, 246.
CLRUS, 2 18.
CMPSF, 136.
COMMENT, 319.
context, 16, 18, 51.
context switching, 6.
coroutines, 174.
CRNT_FILE, 18, 51.
CRNT_MODE, 19, 51.
current address space, 16.
current context, 6, 51.
DATA, 12, 22, 205.
data cache, 12, 230.
data type, 22.
  block, 30, 205.
  boolean, 22, 138, 198.
  byte, 29, 190.
  byte pointer, 29, 190.
byte selector, 190.
flag, 30, 135.
floating-point, 24, 104.
indirect address pointer, 28.
in teger, 23.
DBYT, 195.
DEC, 90, 101-102.
DEFINE, 320.
DEST, 3, 33.
DIBYT, 196.
DISP, 46.
DIV, 85, 102.
divide-by-zero, 20, 102.
DIVL, 87, 102.
DIVLV, 88, 102.
DIVV, 86, 102.
DJMP, 102, 170.
DJMPA, 102, 172.
DJMPZ, 102, 171.
double-word, 4.
    boundaries, 5.
    byte, 29.
DPA GE, 320.
DSHF, 153.
DSHFV, 154.
DSKP, 102, 163.
DSPACE, 320.
ELSE, 317.
EMULATION, 18.
END, 320.
•EQV, 149.
error bit, 19.
EW, 38, 43, 51-52.
exceptional conditions, 266.
EXCH, 130.
EXEC, STL, 10.
EX EC-STP, 10.
executive address space, 10.
EXP, 24, 104.
exponent, 24.
extended addressing, 31, 38, 43, 48.
extended operand, 43.
extended-precision, 60, 96, 102.
extended-word, 38, 43.
EXTERNAL, 320.
F, 38, 103.
FABS, 123.
FADD, 108.
fatal hard traps, 267.
FDIV, 113.
FDIVL, 115.
FDIVLV, 116.
FDIVV, 114.
field, 2.
figure

| Byte Pointer, 29, 190. |
| Constant Extended-Word (EW), 39. |
| Double-word Floating-Point Format, 24. |
| Fixed-Based Extended-Word (EW), 39. |
| Floating-point Exception Propagation (†), 106. |
| Floating-point Exception Propagation (‡), 106. |
| Floating-point Exception Propagation (§), 107. |
| Four Quarter-Words, 4. |
| Half-word Floating-Point Format, 24. |
| Hard-Trap Save Area Formats, 270. |
| HOP, 37. |
| Indirect Address Pointer, 28, 48. |
| Interrupt Save Area Format, 237, 271. |
| Interrupt Vector Format, 237. |
| JOP, 36. |
| JSR Save Area Format, 174. |
| Operand Descriptor (OD), 38. |
| PTE or STE, 2, 9. |
| Single-word Floating-Point Format, 24. |
| Soft-Trap Save Area Format, 271. |
| SOP, 35. |
| TOP, 33. |
| Trap and Interrupt Vector Formats, 269. |
| Trap and Interrupt Vector Locations, 268. |
| TRPEXE Save Area Format, 272. |
| TRPSLF Save Area Format, 272. |
| Two Half-Words, 4. |
| Variable-Based Extended-Word (EW), 39. |
| Virtual-to-Physical Address Translation, 11. |
| XOP, 32. |
| FIX, 102-103, 119. |

fixed-based addressing, 39, 46.
flag, 30.
data type, 30, 135.
instructions, 135.
software, 12, 21.
FLAGS, 21.
FLG, 9, 12.
FLOAT, 120.
floating-point
data type, 24, 102, 104.
instructions, 102.
NAN, 20.
FLT_NAN, 19-20, 105.
FLT_NAN_MODE, 21, 105.
FLT_OVFL, 19-20, 104.
FLT_OVFL_MODE, 20, 104.
FLT_UNFL, 19-20, 104.
FLT_UNFL_MODE, 20, 104.
FMAX, 125.
FMIN, 124.
FMULT, 111.
FMULTL, 112.
FNEG, 122.

Formal Description
alignment, 332.
bit field, 332.
contents, 332.
continuations, 347.
function call, 334.
memories, 332.
number, 332.
procedure call, 334.
symbols, 333.
width, 332.
FSC, 117.
FSCV, 118.
FSUB, 109.
FSUBV, 110.
FTRANS, 121.
half-word, 4.
half-word boundaries, 5.
HALT, 265.
handler address, 266.
hard trap, 250, 266-267.
address transformation, 9.
addressing, 40, 51-52.
byte instructions, 190.
fatal, 267.
nested, 267.
recovered, 267.
returning from, 267.
hidden bit, 24.
HIGH-ORDER, 3.
HOP, 37.
hop instruction, 37.
HRDERR_VEC, 268.
I, 43, 46, 48.
I/O buffer, 249.
I/O page, 13.
I/O Processor, 249.
IAP, 28-29, 48, 51.
IBN, 238.
identity mapping, 9.
IF 1, 320.
IF2, 320.
IF3, 320.
IFB, 322.
IFDEF, 321.
IFDIF, 321.
IFE, 321.
IFG, 321.
IFGE, 321.
IFIDN, 321.
IFL, 321.
IFLE, 321.
IFN, 321.
IFN 1, 320.
IFN2, 320.
IFN3, 320.
IFNB, 322.
IFNDEF, 321.
J JMP, 102, 167.
IJMPA, 102, 169.
IJMPZ, 102, 168.
ILN, 238.
ILO, 3, 48, 51.
immediate byte, 190.
immediate constant, 36.
immediate long-constant, 43.
implementation-dependent features, 249.
INC, 89, 101-102.
indexed indirection, 48.
indexed long constant, 44.
indexing, 39.
indirect address pointer, 28-29, 48, 52.
indirect addressing, 43, 46, 48.
indirect long operand, 48.
input/output instructions, 249.
INSERT, 317.
INSTRUCTION, 205.
INSTRUCTION-STATE, 58.
instruction cache, 230.
instruction class, 31.
instruction-execution sequence, 57, 237.
INSTRUCTIONS, 12.
instructions
  bit, 198.
  block, 205.
  boolean, 138.
  byte, 190.
  descriptions, 57.
  flag, 135.
  floating-point, 102.
  input/output, 249.
  integer, 60.
  interrupt, 237.
  jump, 159.
  miscellaneous, 259.
  move, 126.
  performance evaluation, 254.
  rotate, 150.
  shift, 150.
  signed integer, 60.
  skip, 159.
  stack, 186.
  status, 212.
  trap, 174.
  unsigned integer, 96.
INT_OVFL, 19-20, 102.
INT_OVFL-MODE, 21, 102.
INT_Z_DIV, 19-20, 102.
INT_Z_DIV-MODE, 21, 102.
integer
  data type, 23.
  instructions, 60.
  signed, 23.
  unsigned, 23.
integers
    signed, 23.
    unsigned, 23.
INTERNAL, 322.
interrupt, 57, 174, 266.
    instructions, 237.
interrupt bit-number, 238.
interrupt handler, 6.
interrupt level-number, 238.
interrupt save area, 238.
interrupt vector, 238, 266.
interrupt-parameter, 237, 249.
interruptable instructions, 58.
INTIOP, 253.
INTUPT AT_LVL, 237.
INTUPT ENB, 237.
INTUPT LVL NUM, 238.
INTUPT PARM[0:255], 238.
INTUPT PEND, 237,249.
INTUPT SAVE AREA, 237-238, 270.
INTUPT VEC, 238,268.
INTUPT VEC NUM, 238.
IOBUF, 249.
IOBUF_IFACE, 249.
IOBUF_NUM, 250.
IOBUF_PHY_ADDR, 250.
IOBUF physical address, 250.
IOP, 249.
IOP BUS, 249.
IPAGE, 322.
IREG, 28, 48.
ISKP, 102, 162.
ISPA CE, 322.
J, 31, 36.
JCR, 178.
JMP, 164.
JMPA, 166.
JMPZ, 165.
JOP, 36.
JPATCH, 37,261.
JSR, 174, 177.
JSR SAVEAREA, 174.
jump
    general, 36.
    PC-relative, 36,
jump instructions, 36, 159.
JUMPDEST, 3, 36.
JUS, 214.
JUSCLR, 215.
LIBYT, 191.
LENGTH, 29, 317.
LIRYT, 192.
LIST, 322.
LOC, 323.
llocal data, 1 3.
long-constant, 39, 43, 52.
long-operand, 43.
LOW-ORDER, 3.
LSBYT, 193.
M, 3.
MANT, 24.
mantissa, 24.
MAX, 95.
mmaximum byte length, 190.
MAXNUM, 23, 26.
MBL, 190.
memory/register boundary, 52.
MIN, 94.
MINNUM, 23, 26.
miscellaneous instructions, 259.
M LIST, 323.
mod, 60.
MOD, 81, 102.
MODE, 38.
modifiers, 57.
MOD-L, 83, 102.
MODLV, 84, 102.
MODV, 82, 102.
MOV, 127.
MOVADR, 133.
move instructions, 126.
MOVF, 26.
MOVMQ, 128.
MOVMS, 129.
MOVPHY, 134.
MULT, 67, 102.
MULTL, 68.
MUNF, 26.
N, 103.
NAN, 20, 26.
NAND, 146.
NEG, 92, 101-102.
negative infinitesimal, 26.
negative infinity, 26.
NESTED_HARD_SAVE_AREA, 267, 270.
nested hard traps, 267.
NEXT, 3.
next free location, 186.
NOP, 260.
NOR, 147.
normalization, 24, 103-104.
NOT, 139.
not a number, 26.
null, 9, 12.
OD1, 31.
OD2, 31.
OP1, 3, 31, 52.
OP2, 3, 31, 52.
opcode, 31, 60.
operand, 31.
  evaluation, 31, 38.
  prefetching, 57.
operand evaluation, 31.
OR, 143.
ORCT, 145.
ORTC, 144.
overflow, 26, 102, 104.
  floating-point, 20.
  integer, 20.
OVF, 26.
P, 16, 28, 43, 51.
PA, 9.
page, 9.
  page map, 10, 230.
  page number, 9.
  page table, 9.
  page table entries, 9.
  page table pointers, 9.
  page-fault, 58.
paging, 9.
partial processor status, 19.
PC, 7, 52.
PC- NEXTINSTR, 174.
performance evaluation instructions, 254.
PGNO, 9.
physical address, 9, 230.
POP, 189.
POSITION, 29.
positive infinitesimal, 26.
positive infinity, 26.
PR, 36.
precision, 4, 31.
prefetching, 57.
PREV_FILE, 18, 51.
PREV_MODE, 19, 51.
previous address space, 16.
previous context, 6, 19, 51.
    bit, 51.
PRINTV, 323.
PRINTX, 323.
PRIO, 18, 237.
priority, 18, 237.
PROC-STATUS, 51, 237.
processor status word, 6, 16, 18.
program-counter, 7.
pseudo-registers, 38, 40.
PTE, 9.
PUSH, 188.
quarter-word, 4.
QUO, 69, 102.
QUO2, 73, 102.
QUO2L, 75, 102.
QUO2LV, 76, 102.
QUO2V, 74, 102.
QUOL, 71, 102.
QUOLV, 72, 102.
QUOTE, 3 18.
QUOV, 70, 102.
R, 3, 103.
RADIX, 323.
RCFILE, 225.
RCTR, 255.
READ_ALLOCATE, 12.
read miss, 12.
read-only, 13.
RECOV-HARDSAVEAREA, 267, 270.
recoverable hard traps, 267.
R ECTR, 257.
REG, 46.
REG_FILE, 6.
register, 6, 8.
register file, 6, 16, 18.
register-direct, 40.
RELOCA, 323.
rem, 60.
REM, 77, 102.
REML, 79, 102.
REMLV, 80, 102.
REMv, 78, 102.
REPEAT, 323.
RET, 181.
RETF5, 183, 267.
RETSR, 180.
return
from hard trap, 267.
from soft trap, 266.
RETFUS, 182, 266.
reverse instructions, 60, 102.
RIEN, 239.
RIPAR, 247.
RIPNID, 243.
RMW, 263.
RND MODE, 21, 103.
ROT, 157.
rotate instructions, 150.
ROT V, 158.
rounding modes, 21, 103.
RPFILE, 227.
RPID, 229.
RPS, 223.
RRNDMD, 221.
RSPID, 219.
RTA, 7, 33.
RTB, 7, 33.
RUS, 213.
S, 43, 46.
S-1. Uniprocessor, 58.
s 1, 3, 33.
s2, 3, 33.
save area, 266.
  hard trap, 267.
  JSR, 174.
  soft trap, 266.
segment, 9.
segment table, 9.
  en tries, 9.
  limit, 9.
  pointer, 9.
SETUS, 217.
SFTERRVEC, 268.
shadow, 13.
shadow memory, 16, 18.
shared data, 13.
SHF, 151.
SHFA, 102, 155.
SHFAV, 102, 156.
SHFV, 152.
shift instructions, 150.
short operand, 39.
short-constant, 40, 52.
short-indexed, 6, 40.
short-operand mode, 39.
side effect
  CARRY, 101.
  floating-point instructions, 104.
  FLT_NAN, 105.
  FLT_OVFL, 104.
  FLT_UNFL, 104.
  INT_OVFL, 102.
  - INT_Z_DIV, 102.
    integer instructions, 101.
SIEN, 241.
SIGN, 24.
SIGN_EXTEND, 3.
SIGNED, 3.
signed integer
  instructions, 60.
simple indirection, 48.
single-word, 4.
    boundaries, 5.
    byte, 29.
SIPND, 245.
skip instructions, 35, 159.
SKP, 35, 161.
**Index**

SL, 7, 20.
SLR, 131.
SLRADR, 132.
SO, 3, 39, 46.
SOFT-TRAP-SAVEAREA, 270.
soft trap, 266.
software flag, 12, 21.
SOP, 35.
SP, 7, 20.
SP_ID, 7, 20.
stack, 7, 19, 174, 186.
stack instructions, 186.
stack-limit, 7, 20.
stack-pointer, 7, 20, 186.
static code, 13.
status instructions, 2 12.
status word, 18.
  processor, 18.
  user, 19.
STE, 9.
sticky, 19, 101, 104.
STL, 9.
STP, 9.
STRCMP, 205-206.
SUB, 63, 101-102.
SUBC, 65, 101-102.
SUBCV, 66, 101-102.
subroutines, 174.
SUBV, 64, 101-102.
SWITCH, 318.
SWPDC, 230, 232.
SWPDM, 230, 234.
SWPIC, 230-231.
SWPIM, 230, 233.
T, 33.

table

  Arithmetic and Logical Functions, 336.
  Bits of STE.ACCESS and PTE.ACCESS, 15.
  BNDTRP modifiers and meanings, 173.
  Conditions for setting CARRY, 101.
  Dedicated-Function Registers and their Uses, 8.
  FASM Character Set, 305.
  FASM Fixed-Based Addressing Summary, 55.
  FASM Indirect Addressing Summary, 56.
  FASM Long-Constant Addressing Summary, 55.
FASM Short-Operand Addressing Summary, 55.
FASM Variable-Based Addressing Summary, 56.
Fatal Hard-Trap Error Numbers, 273.
Fixed-Based Addressing Summary, 53.
Floating-Point Exception Representation, 27.
Floating-Point Representation, 25.
Indirect Address Pointer (IAP), 50.
Indirect Addressing Summary, 54.
Interpretation of TMODE, 175.
LCOND modifier descriptions, 159.
Long-Constant Addressing Summary, 53.
Long-Constant Mode, 45.
Processor/IOBUF Translations, 249.
Recoverable Hard-Trap Vector Descriptions, 273.
Registers and their Uses, 8.
Short-Operand Addressing Summary, 53.
Short-Operand Mode, 42.
Soft-Trap Vector Descriptions, 274.
Special Defined Combinations of ACCESS bits, 15.
Specification of S1, S2, DEST, 33.
STRCMP Results, 206.
Symbol Types and Fonts, 333.
TMODE Values and their Uses, 175.
Useful Combinations of ACCESS bits, 15.
Useful Rounding Modes, 104.
USER-STATUSOVFL-MODE, 105.
USER_STATUS_UNFL_MODE, 104.
Variable-Based Addressing Summary, 54.
TERMIN, 323.
three-address instruction, 7, 33.
-TITLE, 324.
TMODE, 175.
TOP, 33.
TRACE_ENB, 19, 58.
TRACE_PEND, 19, 57.
trace-trap, 19.
TRANS, 91, 102.
trap, 174, 266.
  bounds, 173.
  instructions, 174.
trap handler, 6.
trap vector, 266.
  hard, 266.
  soft, 266.
TRPEXE, 174, 185.
TRPESAVE, 271.
TRVEC, 268-269.
TRVECS, 174.
TRPSLF, 174, 181, 184.
TRPSAVE, 271.
TRPSLF_VEC, 268-269.
TRPSLF_VEC, 174.
two-address instruction, 32.
UDIV, 99, 102.
UDIVL, 100, 102.
UMULT, 97, 102.
UMULTL, 98.
undefined, 26.
derflow, 104.
   floating-point, 20.
UNF, 26.
unsigned integer --
   instructions, 96.
UNUSED, 19, 21.
USE-SHADOW-PREV, 18, 51.
USER-STATUS, 19, 101-105.
USER-STL, 10.
USER_STP, 10.
user address space, 10.
user status word, 19.
V, 46.
VA, 9.
VA LID, 12.
variable-based addressing, 39, 46.
vector block, 266.
virtual address, 9.
WA IT, 264.
WCFILE, 226.
WCTR, 256.
WCTR, 258.
WEPJMP, 230, 236.
WFJSMP, 224.
WIE, 240.
WIPAR, 248.
WIPND, 244.
word, 2.
word boundary, 2.
WPFILE, 228.
WRITE-ALLOCATE, 12.
WRITE-ONLY, 13.
WRITE-THROUGH, 13.
write miss, 12.
WRNDMD, 222.
WSPID, 220.
WUPJMP, 230, 235.
WUSJMP, 216.
X, 38.
XCT, 262.
XLIST, 324.
XM LIST, 324.
XOP, 32.
XOR, 148.
XSPACE, 324.
ZERO-EXTEND, 3.